

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
SN75ALS170ADW

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

**DW PACKAGE** 

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995



- Driver Meets or Exceeds ANSI Standard EIA/TIA-422-B and RS-485 and ITU Recommendation V.11
- Two Skew Limits Available
- Designed to Operate Up to 20 Million Data Transfers per Second (FAST-20 SCSI)
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Positive- and Negative-Current Limiting
- Receiver Input Impedances . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±300 mV Max
- Receiver Input Hysteresis . . . 60 mV Typ
- Operate From a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection
- Feature Independent Direction Controls for Each Channel



NC – No internal connection

J PACKAGE

#### (TOP VIEW) 14 🛮 1B 1D∏ 1DIR ∏ 2 13**∏** 1A 12 VCC GND 3 2D**∏** 4 11 2B 10 2A 9**∏** 3B 3D∏ 6 3DIR **1** 7 8 3A

## description

The SN75ALS170 and SN75ALS170A triple differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and the driver meets ANSI Standards EIA/TIA-422-B and RS-485 and both the driver and receiver meet ITU Recommendation V.11. The SN75ALS170A is designed for FAST-20 SCSI and can transmit or receive data pulses as short as 30 ns with a maximum skew of 5 ns.

The SN75ALS170 and SN75ALS170A operate from a single 5-V power supply. The drivers and receivers have active-high and active-low enables, respectively, which are internally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or  $V_{\rm CC}=0$ . These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The SN75ALS170 and the SN75ALS170A are characterized for operation from 0°C to 70°C.

#### **AVAILABLE OPTIONS**

SKEW LIMIT	PART NU	MBER							
10 ns	SN75ALS170DW	SN75ALS170J							
5 ns	SN75ALS170ADW								



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

#### **Function Tables**

#### **EACH DRIVER**

INPUT	DIR	OUTPUTS			
D	DIK	Α	В		
Н	Н	Н	L		
L	Н	L	Н		
X	L	Z	Z		

#### **EACH RECEIVER**

DIFFERENTIAL INPUTS A – B	DIR	OUTPUT R
V <sub>ID</sub> ≥ 0.3 V	L	Н
$-0.3 \text{ V} < \text{V}_{\text{ID}} < 0.3 \text{ V}$	L	?
$V_{ID} \le -0.3 V$	L	L
X	Н	Z
Open	L	Н

H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)


# logic symbol†

#### 1DIR ΕN $\triangleright$ $\nabla$ 1D $\nabla$ ΕN 1 ┚ $\triangleright$ ΕN 2DIR $\nabla$ 2D $\nabla$ ΕN 1 ┚ 10 3DIR ΕN $\nabla$ $\triangleright$ 9 3D $\nabla$ ΕN 1 П

# † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW package.

# logic diagram (positive logic)








Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

## schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Voltage range at any bus terminal	–7 V to 12 V
Enable input voltage, V <sub>I</sub>	5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW package	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package $$ .	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ Power rating	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW
J	1025 mW	8.2 mW/°C	656 mW





Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

#### recommended operating conditions

			MIN	TYP	MAX	UNIT
Supply voltage, V <sub>CC</sub>			4.75	5	5.25	V
Voltage at any bug terminal (congressely or common mode). Vi or Vi e					12	V
Voltage at any bus terminal (separately or common mode), V <sub>I</sub> or V <sub>IC</sub>					-7	V
High-level input voltage, VIH	D, DIR		2			V
Low-level input voltage, V <sub>IL</sub>	D, DIR				0.8	V
Differential input voltage, V <sub>ID</sub> (see Note 2)					±12	V
High-level output current, IOH	Driver				-60	mA
riigii-level output current, IOH	Receiver	4.75 5 5.25 12 12 12 17 17 17 17 17 17 17 17 17 17 17 17 17	μΑ			
Low level output current lev	Driver	Driver			60	mA
Low-level output current, IOL	Receiver	·			8	IIIA
Operating free-air temperature, TA		·	0		70	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.





Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

#### **DRIVER SECTION**

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONI	TEST CONDITIONS†			MAX	UNIT
٧ıK	Input clamp voltage	I <sub>I</sub> = -19 mA				-1.5	V
٧o	Output voltage	IO = 0		0		6	V
VOH	High-level output voltage	V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -55 mA	2.7			V
VOL	Low-level output voltage	V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 55 mA			1.7	V
∣V <sub>OD1</sub> ∣	Differential output voltage	I <sub>O</sub> = 0		1.5		6	V
∣V <sub>OD2</sub> ∣	Differential output voltage	$R_L = 100 \Omega$ ,	See Figure 1	1/2 V <sub>OD1</sub> or 2§			V
		$R_L = 54 \Omega$ ,	See Figure 1	1.5	2.5	5	V
V <sub>OD3</sub>	Differential output voltage	$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.5		5	V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage¶					±0.2	V
Voc	Common-mode output voltage	$R_{I} = 540 \Omega \text{ or } 100 \Omega,$	See Figure 1			3	٧
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage¶				-	-1 ±0.2	V
		Output disabled,	V <sub>O</sub> = 12 V			1	
lO	Output current	See Note 3	V <sub>O</sub> = -7 V			-0.8	mA
lн	High-level input current	V <sub>I</sub> = 2.4 V	•			20	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4 V				-400	μΑ
		V <sub>O</sub> = −6 V			•	-250	
		V <sub>O</sub> = 0				-150	A
los	Short-circuit output current	AO = ACC			250	mA	
		V <sub>O</sub> = 8 V			250		
loo	Supply current	No load	Outputs enabled		69	90	mA
Icc	Supply Culterit	INO IOAU	Outputs disabled		57	78	111/4

The power-off measurement in ANSI Standard EIA/TIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.

NOTE 3: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The EIA/TIA-422-B limit does not apply for a combined driver and receiver terminal.



 $<sup>\</sup>ddagger$  All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C. § The minimum V<sub>OD2</sub> with a 100- $\Omega$  load is either 1/2 V<sub>OD1</sub> or 2 V, whichever is greater.

<sup>¶</sup>  $\Delta$  |  $V_{OD}$  | and  $\Delta$  |  $V_{OC}$  | are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$  respectively, that occur when the input is changed from a high level to a low level.



Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP†	MAX	UNIT	
		ALS170	$R_L = 54 \Omega$ ,	C <sub>L</sub> = 50 pF,	3	8	13	
		ALS170A	T <sub>A</sub> =25°C,	See Figure 3	5.5	8	10.5	
td(OD)	Differential output delay time	ALS170	$R_{L1} = R_{L3} = 165 \Omega,$ $C_{L} = 60 \text{ pF},$	$R_{L2} = 75 \Omega$ , $T_A = 25^{\circ}C$ ,	3	8	13	ns
		ALS170A	See Figure 4	тд =25 О,	5.5	8	10.5	
	Pulse skew‡		$R_L$ = 54 Ω, See Figure 3	$C_L = 50 \text{ pF},$		1	5	ns
<sup>t</sup> sk(p)	Pulse skew+	$R_{L1} = R_{L3} = 165 \Omega,$ $C_{L} = 60 pF,$	$R_{L2}$ = 75 Ω, See Figure 4		1	5	ns	
		ALS170	$R_L = 54 \Omega$ ,	C <sub>L</sub> = 50 pF,			10	
	Skew limit§	ALS170A	See Figure 3				5	ns
<sup>t</sup> sk(lim)	Skew litting	ALS170	$R_{L1} = R_{L3} = 165 \Omega$	$R_{L2} = 75 \Omega$ ,			10	115
		ALS170A	$C_L = 60 \text{ pF},$	See Figure 4			5	
_	Differential-output transition time		$R_L = 54 \Omega$ , See Figure 3	$C_L = 50 \text{ pF},$	3	8	13	20
t <sub>t</sub> (OD)	Dinerential-output transition tiffle	$R_{L1} = R_{L3} = 165 \Omega,$ $C_{L} = 60 pF,$	$R_{L2}$ = 75 Ω, See Figure 4	3	8	13	ns	

#### **SYMBOL EQUIVALENTS**

DATA SHEET PARAMETER	EIA/TIA-422-B	RS-485
VO	V <sub>oa</sub> , V <sub>ob</sub>	V <sub>oa</sub> , V <sub>ob</sub>
∣ Vod1 l	VO	Vo
VOD2	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
V <sub>OD3</sub>		V <sub>t</sub> (Test Termination Measurement 2)
V <sub>test</sub>		V <sub>tst</sub>
Δ V <sub>OD</sub>	V <sub>t</sub>   –   <del>V</del> t	$   \vee_t   -   \overline{\vee}_t   $
Voc	V <sub>os</sub>	V <sub>os</sub>
Δ V <sub>OC</sub>	V <sub>os</sub> – V <sub>os</sub>	$ V_{OS} - \overline{V}_{OS} $
los	I <sub>sa</sub>  ,   I <sub>sb</sub>	
IO	I <sub>xa</sub>  ,   I <sub>xb</sub>	I <sub>ia</sub> , I <sub>ib</sub>



<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ . ‡ Pulse skew is defined as the  $|t_{d(ODH)} - t_{d(ODL)}|$  of each channel.

<sup>§</sup> Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one V<sub>CC</sub> and operating temperature within the recommended operating conditions.



Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

#### **RECEIVER SECTION**

# electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	TEST CONDITIONS			MAX	UNIT	
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>O</sub> = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.3	V	
V <sub>IT</sub> _	Negative-going input threshold voltage	$V_0 = 0.5 V$ ,	I <sub>O</sub> = 8 mA	-0.3‡			V	
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )				60		mV	
VIK	Enable-input clamp voltage	$I_{I} = -18 \text{ mA}$				-1.5	V	
Vон	High-level output voltage	V <sub>ID</sub> = 300 mV, See Figure 5	$I_{OH} = -400  \mu A$	2.7			V	
VOL	Low-level output voltage	V <sub>ID</sub> = -300 mV, See Figure 5	$I_{OL} = 8 \text{ mA},$			0.45	V	
lo-	High-impedance-state output current	V <sub>O</sub> = 2.4 V				20	μΑ	
loz	nigh-impedance-state output current	V <sub>O</sub> = 0.4 V				-400	μΑ	
l.	Line input current	Other input = 0,	V <sub>I</sub> = 12 V			1	mA	
Ξ-	Line input current	See Note 4 $V_{\parallel} = -7 \text{ V}$				-0.8	IIIA	
lіН	High-level enable-input current	V <sub>IH</sub> = 2.7 V				20	μΑ	
I <sub>I</sub> L	Low-level enable-input current	V <sub>IL</sub> = 0.4 V				-100	μΑ	
rį	Input resistance			12			kΩ	
los	Short-circuit output current	V <sub>ID</sub> = 300 mV,	VO = 0	-15		-85	mA	
laa	Supply ourrent	No load	Outputs enabled		69	90	mΛ	
Icc	Supply current	140 1080	Outputs disabled		57	78	mA	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

NOTE 4: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT		
tou	Propagation delay time, low-to-high-level	ALS170		9		19	ns	
<sup>t</sup> PLH	output	ALS170A	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$ $C_{L} = 15 \text{ pF}, \qquad T_{A} = 25^{\circ}\text{C},$	11.5		16.5	110	
Propag tPHL output	Propagation delay time, high-to-low-level	ALS170	See Figure 6	9		19	ns	
	output	ALS170A		11.5		16.5	115	
	Pulse skew§	ALS170			2	6	20	
<sup>t</sup> sk(p)		ALS170A	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$			5	ns	
t	Skew limit¶	ALS170	C <sub>L</sub> = 15 pF, See Figure 6			10	nc	
<sup>t</sup> sk(lim)	Skew IIIIII II	ALS170A				5	ns	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

<sup>§</sup> Pulse skew is defined as the |tpLH-tpHL| of each channel.

<sup>¶</sup> Skew limit is the maximum difference in propagation delay times between any two channels of one device and between any two devices. This parameter is applicable at one V<sub>CC</sub> and operating temperature within the recommended operating conditions.

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver  $V_{\mbox{\scriptsize OD}}$  and  $V_{\mbox{\scriptsize OC}}$ 





Figure 2. Driver V<sub>OD3</sub>



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms




Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

#### PARAMETER MEASUREMENT INFORMATION







NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{Q} = 50 \Omega$ .

B. C<sub>I</sub> includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms With Double-Differential-SCSI
Termination for the Load




Figure 5. Receiver VOH and VOL




# Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $t_f \leq$  0 ns.

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms

#### TYPICAL CHARACTERISTICS



# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

# **TYPICAL CHARACTERISTICS**

VOH – mign-Levei Output voitage – v




Figure 9




Figure 11

#### **RECEIVER** HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT




Figure 10

# **RECEIVER LOW-LEVEL OUTPUT VOLTAGE** LOW-LEVEL OUTPUT CURRENT





Figure 12



# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

# **TYPICAL CHARACTERISTICS**






Figure 14

# RECEIVER OUTPUT VOLTAGE vs ENABLE VOLTAGE




Figure 15






Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

#### **APPLICATION INFORMATION**



NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 16. Typical Application Circuit




Figure 17. Typical Differential SCSI Application Circuit





# SN75ALS170, SN75ALS170A TRIPLE DIFFERENTIAL BUS TRANSCEIVER

SLLS055D - AUGUST 1987 - REVISED SEPTEMBER 1995

# **APPLICATION INFORMATION**




Figure 18. Typical Differential SCSI Bus Interface Implementation





Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

#### PACKAGING INFORMATION

10-Jun-2014

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN75ALS170ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170A	Samples
SN75ALS170ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170A	Samples
SN75ALS170DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170	Samples
SN75ALS170DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170	Samples
SN75ALS170DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170	Samples
SN75ALS170DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS170	Samples
SN75ALS170J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that

Pb-Free (RoHS): It's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

Addendum-Page 1



# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information that way not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jan-2013


#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS170ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75ALS170DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1


Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jan-2013



#### \*All dimensions are nominal

7 III dillionorio di ci il cilinida											
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)				
SN75ALS170ADWR	SOIC	DW	20	2000	367.0	367.0	45.0				
SN75ALS170DWR	SOIC	DW	20	2000	367.0	367.0	45.0				


Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# J (R-GDIP-T\*\*)

## CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.




# **DW0020A**



# **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.






# **EXAMPLE BOARD LAYOUT**

# **DW0020A**

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






# **EXAMPLE STENCIL DESIGN**

# **DW0020A**

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of SN75ALS170ADW - IC DIFF BUS XCVR TRPL 20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense

Security

www.ti.com/security

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**Products** 

Logic

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

logic.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated