

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN75ALS161N


For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



- Suitable for IEEE Standard 488-1978 (GPIB)
- 8-Channel Bidirectional Transceivers
- **Designed to Implement Control Bus** Interface
- **Designed for Single Controller**
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation ... 46 mW Max Per Channel
- Fast Propagation Times ... 20 ns Max
- **High-Impedance pnp Inputs**
- Receiver Hysteresis . . . 650 mV Typ
- **Bus-Terminating Resistors Provided on Driver Outputs**
- No Loading of Bus When Device Is Powered Down ( $V_{CC} = 0$ )
- **Power-Up/Power-Down Protection** (Glitch Free)

### description/ordering information

The SN75ALS161 eight-channel general-purpose interface bus transceivers are high-speed. advanced low-power Schottky-process devices designed to provide the



#### CHANNEL-IDENTIFICATION TABLE

| NAME | IDENTITY           | CLASS             |  |  |  |
|------|--------------------|-------------------|--|--|--|
| DC   | Direction Control  | Control           |  |  |  |
| TE   | Talk Enable        | Control           |  |  |  |
| ATN  | Attention          |                   |  |  |  |
| SRQ  | Service Request    | _                 |  |  |  |
| REN  | Remote Enable      | Bus<br>Management |  |  |  |
| IFC  | Interface Clear    | wanagement        |  |  |  |
| EOI  | End or Identify    |                   |  |  |  |
| DAV  | Data Valid         |                   |  |  |  |
| NDAC | Not Data Accepted  | Data<br>Transfer  |  |  |  |
| NRFD | Not Ready for Data | Tanolo            |  |  |  |

bus-management and data-transfer signals between operating units of a single-controller instrumentation system. When combined with the SN75ALS160 octal bus transceivers, this device provides a complete 16-wire interface for the IEEE 488 bus.

The SN75ALS161 device features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver pairs is determined by the direction-control (DC) and talk-enable (TE) signals.

The driver outputs general-purpose interface bus (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when  $V_{CC} = 0$ . The drivers are designed to handle sink-current loads up to 48 mA. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV on the commercial part, and 250 mV on the military part, minimum, for increased noise immunity. All receivers have 3-state outputs, to present a high impedance to the terminal when disabled.

The SN75ALS161 is characterized for operation from 0°C to 70°C.

#### **ORDERING INFORMATION**

| т <sub>А</sub> | PACK       | (AGE <sup>†</sup> | ORDERABLE<br>PART NUMBER | TOP-SIDE<br>MARKING |
|----------------|------------|-------------------|--------------------------|---------------------|
| 0°C to 70°C    | PDIP (N)   | Tube of 20        | SN75ALS161N              | SN75ALS161N         |
|                | 0010 (514) | Tube of 25        | SN75ALS161DW             | 7541 0404           |
|                | SOIC (DW)  | Reel of 2000      | SN75ALS161DWR            | 75ALS161            |

<sup>†</sup> Package drawings, standard packing guantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



SLLS019F - JUNE 1986 - REVISED JULY 2004

## 

| -  | RECEIVE/TRANSMIT |      |                         |              |               |            |             |                   |                |         |  |
|----|------------------|------|-------------------------|--------------|---------------|------------|-------------|-------------------|----------------|---------|--|
| C  | ONTRO            | LS   | BUS                     | -MANA        | GEMENT        | CHANN      | IELS        | DATA-TR           | ANSFER CI      | HANNELS |  |
| DC | TE               | ATN† | ATN <sup>†</sup><br>(CO | SRQ<br>NTROL | REN<br>LED BY | IFC<br>DC) | DAV<br>(CON | NDAC<br>TROLLED E | NRFD<br>BY TE) |         |  |
| Н  | Н                | Н    |                         | -            | P             |            | Т           | -                 | P              | D       |  |
| Н  | Н                | L    | R                       | I            | R             | R          | R           |                   | R              | R       |  |
| L  | L                | Н    |                         | <b>D</b>     | -             | -          | R           |                   | т              | Ŧ       |  |
| L  | L                | L    |                         | R            | I             | I          | Т           | R                 | I              | I       |  |
| Н  | L                | Х    | R                       | Т            | R             | R          | R           | R                 | Т              | Т       |  |
| L  | Н                | Х    | Т                       | R            | Т             | Т          | Т           | Т                 | R              | R       |  |
|    |                  |      |                         |              | _             |            |             |                   |                |         |  |

 $\overline{H}$  = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side.

Data transfer is noninverting in both directions.


<sup>†</sup> ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.





SLLS019F - JUNE 1986 - REVISED JULY 2004

## logic diagram (positive logic)








SLLS019F - JUNE 1986 - REVISED JULY 2004

### schematics of inputs and outputs







SLLS019F - JUNE 1986 - REVISED JULY 2004

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage, V <sub>CC</sub> (see Note 1)                             |                |
|--|----------------|
| Input voltage, V <sub>I</sub>  |                |
| Low-level driver output current, I <sub>OI</sub>                         | 100 mA         |
| Package thermal impedance, $\theta_{JA}$ (see Notes 2 and 3): DW package |                |
| N package  | 69°C/W         |
| Operating virtual junction temperature, T <sub>J</sub>                   | 150°C          |
| Storage temperature range, T <sub>stg</sub>                              | –65°C to 150°C |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal.

Maximum power dissipation is a function of T<sub>J</sub>(max), θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is P<sub>D</sub> = (T<sub>J</sub>(max) – T<sub>A</sub>)/θ<sub>JA</sub>. Operating at the absolute maximum T<sub>J</sub> of 150°C can affect reliability.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

|     |                                |                               | MIN | NOM  | MAX   | UNIT |
|-----|--------------------------------|-------------------------------|-----|------|-------|------|
| VCC | Supply voltage                 | 4.75                          | 5   | 5.25 | V     |      |
| VIH | High-level input voltage       | 2                             |     |      | V     |      |
| VIL | Low-level input voltage        |                               |     |      | 0.8   | V    |
|     |                                | Bus ports with pullups active |     |      | - 5.2 | mA   |
| IOH | High-level output current      | Terminal ports                |     |      | - 800 | μΑ   |
|     |                                | Bus ports                     |     |      | 48    |      |
| IOL | Low-level output current       | Terminal ports                |     |      | 16    | mA   |
| ТА  | Operating free-air temperature |                               | 0   |      | 70    | °C   |





#### SLLS019F - JUNE 1986 - REVISED JULY 2004

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                   | PARAMETER   |                             | TES                                     | T CONDITION                           | st                               | MIN  | TYP‡ | MAX         | UNIT |
|-------------------|---|-----------------------------|---|---------------------------------------|----------------------------------|------|------|-------------|------|
| VIK               | Input clamp voltage                                       |                             | lı = –18 mA                             |                                       |                                  |      | -0.8 | -1.5        | V    |
| V <sub>hys</sub>  | Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> –) | Bus                         |   |                                       |                                  | 0.4  | 0.65 |             | V    |
|                   | √ <sub>OH</sub> § High-level output voltage               | Terminal                    | I <sub>OH</sub> = - 800 μA,             | V <sub>CC</sub> = MIN                 | T <sub>A</sub> = 25°C<br>and MAX | 2.7  | 3.5  |             |      |
|                   |   |                             |   |                                       | $T_A = MIN$                      | 2.7  | 3.5  |             |      |
| <sup>AOH</sup> 8  |   | Bus                         | I <sub>OH</sub> = – 5.2 mA,             | V <sub>CC</sub> = MIN                 | T <sub>A</sub> = 25°C<br>and MAX | 2.2  |      |             | V    |
|                   |   |                             |   |                                       | $T_A = MIN$                      | 2.2  |      |             |      |
| Vai               |   | Terminal                    | I <sub>OL</sub> = 16 mA,                | $V_{CC} = MIN$                        |                                  |      | 0.3  | 0.5         | V    |
| VOL               | Low-level output voltage                                  | Bus                         | I <sub>OL</sub> = 48 mA,                | $V_{CC} = MIN$                        |                                  | 0.35 | 0.5  | V           |      |
| I                 | Input current at maximum input voltage                    | Terminal                    | V <sub>I</sub> = 5.5 V,                 | $V_{CC} = MAX$                        |                                  |      | 0.2  | 100         | μA   |
| IIН               | High-level input current                                  | Terminal and control inputs | V <sub>I</sub> = 2.7 V,                 | V <sub>CC</sub> = MAX                 |                                  |      | 0.1  | 20          | μA   |
|                   |   |                             | $I_{I(bus)} = 0$                        |                                       |                                  | 2.5  | 3    | 3.7         |      |
| VI/O              | VI/O Voltage at GPIB I/O port                             |                             | $I_{I(bus)} = 0$                        |                                       |                                  | 2.5  | 3    | 3.7         | V    |
|                   |   |                             | $I_{I(bus)} = -12 \text{ mA}$           |                                       |                                  |      |      | -1.5        |      |
| ۱                 | Low-level input current                                   | Terminal and control inputs | V <sub>I</sub> = 0.5 V,                 | $V_{CC} = MAX$                        |                                  |      | -10  | -100        | μΑ   |
|                   |   |                             | $V_{I(bus)} = -1.5 V \text{ to } 0.4 V$ |                                       |                                  | -1.3 |      |             |      |
|                   |   |                             | $V_{I(bus)} = 0.4 V t$                  | o 2.5 V                               |                                  | 0    |      | -3.2        |      |
| II/O              | Current into GPIB I/O port                                | Power on                    | $V_{I(bus)} = 2.5 V t$                  | V <sub>I(bus)</sub> = 2.5 V to 3.7 V  |                                  |      |      | 2.5<br>-3.2 | mA   |
|                   |   |                             | V <sub>I(bus)</sub> = 3.7 V t           | o 5 V                                 |                                  | 0    |      | 2.5         |      |
|                   |   |                             | V <sub>I(bus)</sub> = 5 V to            | 5.5 V                                 |                                  | 0.7  |      | 2.5         |      |
|                   |   | Power off                   | VCC = 0                                 | $V_{I(bus)} = 0$ to                   | o 2.5 V                          |      |      | 40          | μΑ   |
| . 8               | Ohant ainsuit sutnut summat                               | Terminal                    | V <sub>CC</sub> = MAX                   |                                       | -15                              | -35  | -75  |             |      |
| I <sub>OS</sub> § | Short-circuit output current                              | Bus                         |   |                                       |                                  | -25  | -50  | -125        | mA   |
| ICC               | Supply current  |                             | No load,                                | TE and DC lo<br>V <sub>CC</sub> = MAX |                                  |      | 55   | 75          | mA   |
| C <sub>I/O</sub>  | GPIB I/O port capacitance                                 |                             | $V_{CC} = 0 \text{ to } 5 \text{ V},$   | $V_{I/O} = 0 \text{ to } 2$           | V, f = 1 MHz                     |      | 30   |             | pF   |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ VOH and IOS apply to 3-state outputs only.





SLLS019F - JUNE 1986 - REVISED JULY 2004

### switching characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V


|                  | PARAMETER  | FROM<br>(INPUT) | TO<br>(OUTPUT)        | TEST<br>CONDITIONS      | MIN TYP <sup>†</sup> | MAX | UNIT    |  |
|------------------|--|-----------------|-----------------------|-------------------------|----------------------|-----|---------|--|
| <sup>t</sup> PLH | Propagation delay time,<br>low- to high-level output | Towning         | Dur                   | C <sub>I</sub> = 30 pF, | 10                   | 20  |         |  |
| <sup>t</sup> PHL | Propagation delay time,<br>high- to low-level output | Terminal        | Bus                   | See Figure 1            | 12                   | 20  | ns      |  |
| <sup>t</sup> PLH | Propagation delay time,<br>low- to high-level output | -               |                       | C <sub>I</sub> = 30 pF, | 5                    | 10  |         |  |
| tPHL             | Propagation delay time,<br>high- to low-level output | Bus             | Terminal              | See Figure 2            | 7                    | 14  | ns<br>4 |  |
| <sup>t</sup> PZH | Output enable time to high level                     |                 | Bus (ATN, EOI,        |                         |                      | 30  | ns      |  |
| <sup>t</sup> PHZ | Output disable time from high level                  | TENDO           |                       | C <sub>I</sub> = 15 pF, |                      | 20  |         |  |
| t <sub>PZL</sub> | Output enable time to low level                      | TE or DC        | REN, IFC, and<br>DAV) | See Figure 3            |                      | 45  |         |  |
| t <sub>PLZ</sub> | Output disable time from low level                   |                 | ,                     |                         |                      | 20  | 1       |  |
| <sup>t</sup> PZH | Output enable time to high level                     |                 |                       |                         |                      | 30  |         |  |
| <sup>t</sup> PHZ | Output disable time from high level                  | TE or DC        | Torminal              | C <sub>L</sub> = 15 pF, |                      | 25  | -       |  |
| <sup>t</sup> PZL | Output enable time to low level                      | TEOTDC          | Terminal              | See Figure 4            |                      | 30  | ns      |  |
| t <sub>PLZ</sub> | Output disable time from low level                   |                 |                       |                         |                      | 25  |         |  |

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .





SLLS019F - JUNE 1986 - REVISED JULY 2004



### PARAMETER MEASUREMENT INFORMATION


- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  8 ns, t<sub>f</sub>  $\leq$  8

#### Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms





SLLS019F - JUNE 1986 - REVISED JULY 2004




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  8 ns, t<sub>f</sub>  $\leq$  8

#### Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms





SLLS019F - JUNE 1986 - REVISED JULY 2004



### PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .


#### Figure 3. Bus Load Circuit and Voltage Waveforms

**VOLTAGE WAVEFORMS** 





SLLS019F - JUNE 1986 - REVISED JULY 2004



B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  8 ns, t<sub>f</sub>  $\leq$  8

Figure 4. Terminal Load Circuit and Voltage Waveforms






**Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN75ALS161N - IC BUS XCVR OCTAL 20-DIP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS019F - JUNE 1986 - REVISED JULY 2004

**TYPICAL CHARACTERISTICS<sup>†</sup>** 




<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.





SLLS019F - JUNE 1986 - REVISED JULY 2004

**TYPICAL CHARACTERISTICS<sup>†</sup>** 







10-Jun-2014

#### PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type |         | Pins |      | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing |      | Qty  | (2)                        | (6)              | (3)                |              | (4/5)          |         |
| SN75ALS161DW     | ACTIVE | SOIC         | DW      | 20   | 25   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75ALS161       | Samples |
| SN75ALS161DWE4   | ACTIVE | SOIC         | DW      | 20   | 25   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75ALS161       | Samples |
| SN75ALS161DWG4   | ACTIVE | SOIC         | DW      | 20   | 25   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75ALS161       | Samples |
| SN75ALS161DWR    | ACTIVE | SOIC         | DW      | 20   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75ALS161       | Samples |
| SN75ALS161DWRG4  | ACTIVE | SOIC         | DW      | 20   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75ALS161       | Samples |
| SN75ALS161N      | ACTIVE | PDIP         | N       | 20   | 20   | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN75ALS161N    | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/(Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sh/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device

Addendum-Page 1



Distributor of Texas Instruments: Excellent Integrated System Limited
Datasheet of SN75ALS161N - IC BUS XCVR OCTAL 20-DIP
Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com
PACKAGE OPTION ADDENDUM

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN75ALS161 :

Military: SN55ALS161

NOTE: Qualified Version Definitions:

Military - QML certified for Military and Defense Applications




www.ti.com




# PACKAGE MATERIALS INFORMATION

3-Jan-2013


## TAPE AND REEL INFORMATION





TAPE DIMENSIONS

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device        | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN75ALS161DWR | SOIC            | DW                 | 20 | 2000 | 330.0                    | 24.4                     | 10.8       | 13.3       | 2.7        | 12.0       | 24.0      | Q1               |




www.ti.com

**Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN75ALS161N - IC BUS XCVR OCTAL 20-DIP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# PACKAGE MATERIALS INFORMATION

3-Jan-2013




\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN75ALS161DWR | SOIC         | DW              | 20   | 2000 | 367.0       | 367.0      | 45.0        |



## **MECHANICAL DATA**



- This drawing is subject to change without notice.
- 🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





**DW0020A** 


**Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN75ALS161N - IC BUS XCVR OCTAL 20-DIP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.






**DW0020A** 

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






**DW0020A** 

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products                     |                          | Applications                  |                                   |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio                        | www.ti.com/audio         | Automotive and Transportation | www.ti.com/automotive             |
| Amplifiers                   | amplifier.ti.com         | Communications and Telecom    | www.ti.com/communications         |
| Data Converters              | dataconverter.ti.com     | Computers and Peripherals     | www.ti.com/computers              |
| DLP® Products                | www.dlp.com              | Consumer Electronics          | www.ti.com/consumer-apps          |
| DSP                          | dsp.ti.com               | Energy and Lighting           | www.ti.com/energy                 |
| Clocks and Timers            | www.ti.com/clocks        | Industrial                    | www.ti.com/industrial             |
| Interface                    | interface.ti.com         | Medical                       | www.ti.com/medical                |
| Logic                        | logic.ti.com             | Security                      | www.ti.com/security               |
| Power Mgmt                   | power.ti.com             | Space, Avionics and Defense   | www.ti.com/space-avionics-defense |
| Microcontrollers             | microcontroller.ti.com   | Video and Imaging             | www.ti.com/video                  |
| RFID                         | www.ti-rfid.com          |                               |                                   |
| OMAP Applications Processors | www.ti.com/omap          | TI E2E Community              | e2e.ti.com                        |
| Wireless Connectivity        | www.ti.com/wirelessconne | ctivity                       |                                   |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated