

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments CD74HCT161E

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>





The CD54HCT161 is obsolete and no longer is supplied.

Data sheet acquired from Harris Semiconductor SCHS154D

February 1998 - Revised October 2003

### Features

- 'HC161, 'HCT161 4-Bit Binary Counter, Asynchronous Reset
- 'HC163, 'HCT163 4-Bit Binary Counter, Synchronous Reset
- Synchronous Counting and Loading
- Two Count Enable Inputs for n-Bit Cascading
- Look-Ahead Carry for High-Speed Counting
- Fanout (Over Temperature Range)
  - Standard Outputs..... 10 LSTTL Loads
  - Bus Driver Outputs ..... 15 LSTTL Loads
- Wide Operating Temperature Range .... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility, V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $\textbf{I}_{I} \leq 1 \mu \textbf{A}$  at  $\textbf{V}_{OL}, \, \textbf{V}_{OH}$

### Description

The 'HC161, 'HCT161, 'HC163, and 'HCT163 are presettable synchronous counters that feature look-ahead carry logic for use in high-speed counting applications. The 'HC161 and 'HCT161 are asynchronous reset decade and binary counters, respectively; the 'HC163 and 'HCT163 devices are decade and binary counters, respectively, that are reset synchronously with the clock. Counting and parallel presetting are both accomplished synchronously with the negative-to-positive transition of the clock.

A low level on the synchronous parallel enable input, SPE, disables counting operation and allows data at the P0 to P3 inputs to be loaded into the counter (provided that the setup and hold requirements for SPE are met).

All counters are reset with a low level on the Master Reset input, MR. In the 'HC163 and 'HCT163 counters (synchronous reset types), the requirements for setup and hold time with respect to the clock must be met.

# CD54/74HC161, CD54/74HCT161, CD54/74HC163, CD54/74HCT163

## High-Speed CMOS Logic Presettable Counters

Two count enables, PE and TE, in each counter are provided for n-bit cascading. In all counters reset action occurs regardless of the level of the  $\overline{SPE}$ , PE and TE inputs (and the clock input, CP, in the 'HC161 and 'HCT161 types).

If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it will return to the normal sequence in one count as shown in state diagram.

The look-ahead carry feature simplifies serial cascading of the counters. Both count enable inputs (PE and TE) must be high to count. The TE input is gated with the Q outputs of all four stages so that at the maximum count the terminal count (TC) output goes high for one clock period. This TC pulse is used to enable the next cascaded stage.


## **Ordering Information**

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE
CD54HC161F3A	-55 to 125	16 Ld CERDIP
CD54HC163F3A	-55 to 125	16 Ld CERDIP
CD54HCT163F3A	-55 to 125	16 Ld CERDIP
CD74HC161E	-55 to 125	16 Ld PDIP
CD74HC161M	-55 to 125	16 Ld SOIC
CD74HC161MT	-55 to 125	16 Ld SOIC
CD74HC161M96	-55 to 125	16 Ld SOIC
CD74HC163E	-55 to 125	16 Ld PDIP
CD74HC163M	-55 to 125	16 Ld SOIC
CD74HC163MT	-55 to 125	16 Ld SOIC
CD74HC163M96	-55 to 125	16 Ld SOIC
CD74HCT161E	-55 to 125	16 Ld PDIP
CD74HCT161M	-55 to 125	16 Ld SOIC
CD74HCT161MT	-55 to 125	16 Ld SOIC
CD74HCT161M96	-55 to 125	16 Ld SOIC
CD74HCT163E	-55 to 125	16 Ld PDIP
CD74HCT163M	-55 to 125	16 Ld SOIC
CD74HCT163MT	-55 to 125	16 Ld SOIC
CD74HCT163M96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2003, Texas Instruments Incorporated







	MODE	SELECT - FU	NCTION TAB	LE FOR 'HC	161 AND 'HC	T161				
			INP	UTS			OUTPUTS			
OPERATING MODE	MR	СР	PE	TE	SPE	Pn	Q <sub>n</sub>	тс		
Reset (Clear)	L	Х	Х	Х	Х	Х	L	L		
Parallel Load	н	Ŷ	х	х	I	I	L	L		
Н		Ŷ	х	х	I	h	н	(Note 1)		
Count	н	Ŷ	h	h	h (Note 3)	х	Count	(Note 1)		
Inhibit	н	х	I (Note 2)	х	h (Note 3)	h (Note 3) X		(Note 1)		
	н	х	х	I (Note 2)	h (Note 3)	х	q <sub>n</sub>	L		

### MODE SELECT - FUNCTION TABLE FOR 'HC163 AND 'HCT163

			INP	UTS			OUTPUTS			
OPERATING MODE	MR	СР	PE	TE	SPE	Pn	Q <sub>n</sub>	тс		
Reset (Clear)	I	Ŷ	Х	Х	Х	Х	L	L		
Parallel Load	h (Note 3)		х	х	I	I	L	L		
	h (Note 3)	Ŷ	х	х	I	h	н	(Note 1)		
Count	h (Note 3)	↑	h	h	h (Note 3)	Х	Count	(Note 1)		
Inhibit	h (Note 3)	Х	I (Note 2)	Х	h (Note 3)	х	q <sub>n</sub>	(Note 1)		
	h (Note 3)	Х	х	I (Note 2)	h (Note 3)	Х	q <sub>n</sub>	L		

H = High voltage level steady state; L = Low voltage level steady state; h = High voltage level one setup time prior to the Low-to-High clock transition; I = Low voltage level one setup time prior to the Low-to-High clock transition; X = Don't Care; q = Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition;  $\uparrow$  = Low-to-High clock transition. NOTES:

1. The TC output is High when TE is High and the counter is at Terminal Count (HHHH for HC/HCT161 and 'HC/HCT163).

2. The High-to-Low transition of PE or TE on the 'HC/HCT161 and the 'HC/HCT163 should only occur while CP is HIGH for conventional operation.

3. The Low-to-High transition of SPE on the 'HC/HCT161 and SPE or MR on the 'HC/HCT163 should only occur while CP is HIGH for conventional operation.



### Absolute Maximum Ratings

DC Supply Voltage, V <sub>CC</sub> 0.5V to 7V DC Input Diode Current, I <sub>IK</sub>
For V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> + 0.5V±20mA
DC Output Diode Current, $I_{OK}$
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ ±20mA DC Drain Current, per Output, I <sub>O</sub>
For $-0.5V < V_{O} < V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$ ±25mA
DC V <sub>CC</sub> or Ground Current, I <sub>CC</sub> ±50mA

### **Operating Conditions**

Temperature Range, T <sub>A</sub>
Supply Voltage Range, V <sub>CC</sub>
HC Types2V to 6V
HCT Types4.5V to 5.5V
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V 1000ns (Max)
4.5V 500ns (Max)
6V

### **Thermal Information**

Thermal Resistance (Typical, Note 4)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
E (PDIP) Package	67
M (SOIC) Package	73
Maximum Junction Temperature	
Maximum Storage Temperature Range	<sup>o</sup> C to 150 <sup>o</sup> C
Maximum Lead Temperature (Soldering 10s)	
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTE:

4. The package thermal impedance is calculated in accordance with JESD 51-7.

### **DC Electrical Specifications**

		TEST CONDITIONS		v <sub>cc</sub>		25 <sup>0</sup> C		-40 <sup>о</sup> С т	O 85°C	-55°C T	O 125ºC	_
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES	-	-						-		-		
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output Voltage CMOS Loads High Level Output	V <sub>OH</sub>	$V_{\text{IH}} \text{ or } V_{\text{IL}}$	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
TTE LOAds			-5.2	6	5.48	-	-	5.34	-	5.2	-     0.5     V       -     1.35     V       -     1.8     V       .9     -     V       4.4     -     V       5.9     -     V       6.7     -     V       6.7     -     V       6.2     -     V       -     0.1     V       -     0.1     V       -     0.1     V       -     0.1     V	V
Low Level Output	V <sub>OL</sub>	$V_{\text{IH}} \text{ or } V_{\text{IL}}$	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
CINOS LOAUS			0.02	6	-	-	0.1	-	0.1	-	- -   - -   7 -   2 -   0.1 0.1	V
Low Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	ų	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μA



		TEST CONDITIONS		Vcc	25 <sup>0</sup> C			-40°C T	O 85°C	-55 <sup>0</sup> С Т	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μA
HCT TYPES	•	•										
High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	VIL	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V <sub>CC</sub> and GND	0	5.5	-		±0.1	-	±1	-	±1	μA
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	∆I <sub>CC</sub> (Note 5)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ

NOTE:

5. For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4V, V<sub>CC</sub> = 5.5V) specification is 1.8mA.

### **HCT Input Loading Table**

INPUT	UNIT LOADS
P0 - P3	0.25
PE	0.65
СР	1.05
MR	0.8
SPE	0.5
TE	1.05

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Table, e.g.,  $360\mu A$  max at  $25^{\circ}$ C.



		TEST	v <sub>cc</sub>		25 <sup>0</sup> C		-40 <sup>0</sup> C T	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Maximum CP Frequency	f <sub>MAX</sub>	-	2	6	-	-	5	-	4	-	MHz
(Note 6)			4.5	30	-	-	24	-	20	-	MHz
			6	35	-	-	28	-	24	-	MHz
CP Width (Low)	t <sub>W(L)</sub>	-	2	80	-	-	100	-	120	-	ns
			4.5	16	-	-	20	-	24	-	ns
			6	14	-	-	17	-	20	-	ns
MR Pulse Width (161)	t <sub>W</sub>	-	2	100	-	-	125	-	150	-	ns
			4.5	20	-	-	25	-	30	-	ns
			6	17	-	-	21	-	26	26 -   90 -   18 -   15 -   75 -   15 -   13 -   90 -	ns
Setup Time, Pn to CP	tsu	-	2	60	-	-	75	-	90	-	ns
			4.5	12	-	-	15	-	18	-	ns
			6	10	-	-	13	-	15	-	ns
Setup Time, PE or TE to CP	t <sub>SU</sub>	-	2	50	-	-	65	-	75	-	ns
			4.5	10	-	-	13	-	15	-	ns
			6	9	-	-	11	-	13	-	ns
Setup Time, SPE to CP	t <sub>SU</sub>	-	2	60	-	-	75	-	90	-	ns
			4.5	12	-	-	15	-	18	-	ns
			6	10	-	-	13	-	15	30   -     0   -     6   -     0   -     8   -     5   -     5   -     5   -     3   -     6   -     7   -     3   -     3   -     3   -     3   -     3   -     3   -     3   -     3   -     1   -     1   -     1   -	ns
Setup Time, MR to CP (163)	t <sub>SU</sub>	-	2	65	-	-	80	-	100	-	ns
			4.5	13	-	-	16	-	20	-	ns
			6	11	-	-	14	-	17	-	ns
Hold Time, PN to CP	t <sub>H</sub>	-	2	3	-	-	3	-	3	-	ns
			4.5	3	-	-	3	-	3	-	ns
			6	3	-	-	3	-	3	-	ns
Hold Time, TE or PE to CP	t <sub>H</sub>	-	2	0	-	-	0	-	0	-	ns
			4.5	0	-	-	0	-	0	-	ns
			6	0	-	-	0	-	0	-	ns
Hold Time, SPE to CP	t <sub>H</sub>	-	2	0	-	-	0	-	0	-	ns
			4.5	0	-	-	0	-	0	-	ns
			6	0	-	-	0	-	0	-	ns
Recovery Time, MR to CP (161)	t <sub>REC</sub>	-	2	75	-	-	95	-	110	-	ns
			4.5	15	-	-	19	-	22	-	ns
			6	13	-	-	16	-	19	-	ns



		TEST	V <sub>CC</sub> (V)	25 <sup>0</sup> C			-40 <sup>0</sup> C T	O 85 <sup>0</sup> C	-55 <sup>0</sup> C T	0 125 <sup>0</sup> C	
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES											
Maximum CP Frequency	f <sub>MAX</sub>	-	4.5	30	-	-	24	-	20	-	MHz
CP Width (Low) (Note 6)	t <sub>W(L)</sub>	-	4.5	16	-	-	20	-	24	-	ns
MR Pulse Width (161)	t <sub>W</sub>	-	4.5	20	-	-	25	-	30	-	ns
Setup Time, Pn to CP	ts∪	-	4.5	10	-	-	13	-	15	-	ns
Setup Time, PE or TE to CP	ts∪	-	4.5	13	-	-	16	-	20	-	ns
Setup Time, SPE to CP	ts∪	-	4.5	12	-	-	15	-	18	-	ns
Setup Time, MR to CP (163)	ts∪	-	4.5	13	-	-	16	-	20	-	ns
Hold Time, PN to CP	t <sub>H</sub>	-	4.5	5	-	-	5	-	5	-	ns
Hold Time, TE or PE to CP	t <sub>H</sub>	-	4.5	3	-	-	3	-	3	-	ns
Hold Time, SPE to CP	t <sub>H</sub>	-	4.5	3	-	-	3	-	3	-	ns
Recovery Time, MR to CP (161)	<sup>t</sup> REC	-	4.5	15	-	-	19	-	22	-	ns

NOTE:

6. Applies to non-cascaded operation only. With cascaded counters clock to terminal count propagation delays, count enables (PE or TE)to-clock setup times, and count enables (PE or TE)-to-clock hold times determine maximum clock frequency. For example with these HC devices:

 $f_{MAX}$  (CP) =  $\frac{1}{CP$ -to-TC prop. delay + TE-to-CP setup + TE-to-CP Hold =  $\frac{1}{37 + 10 + 0} \approx 21 MHz(min)$ 

### Switching Specifications $C_L = 50pF$ , Input $t_r$ , $t_f = 6ns$

		TEST		25 <sup>0</sup> C			-40 <sup>0</sup> C TO 85 <sup>0</sup> C		-55 <sup>°</sup> C TO 125 <sup>°</sup> C		
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	МАХ	UNITS
HC TYPES								-			-
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	$C_L = 50 pF$									
CP to TC			2	-	-	185	-	230	-	280	ns
			4.5	-	-	37	-	46	-	56	ns
		C <sub>L</sub> = 15pF	5	-	15	-	-	-	-	-	ns
		$C_L = 50 pF$	6	-	-	31	-	39	-	48	ns
CP to Qn	<sup>t</sup> PHL, <sup>t</sup> PLH	$C_L = 50 pF$	2	-	-	185	-	230	-	280	ns
			4.5	-	-	37	-	46	-	56	ns
		C <sub>L</sub> = 15pF	5	-	15	-	-	-	-	-	ns
		$C_L = 50 pF$	6	-	-	31	-	39	-	48	ns
TE to TC	<sup>t</sup> PHL, <sup>t</sup> PLH	C <sub>L</sub> = 50pF	2	-	-	120	-	150	-	180	ns
			4.5	-	-	24	-	30	-	36	ns
		C <sub>L</sub> = 15pF	5	-	9	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	20	-	26	-	31	ns




		TEST		25 <sup>0</sup> C				сто °C		С ТО 5°С	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	МАХ	UNITS
MR to Qn (161)	<sup>t</sup> PHL	C <sub>L</sub> = 50pF	2	-	-	210	-	265	-	315	ns
			4.5	-	-	42	-	53	-	63	ns
		C <sub>L</sub> = 15pF	5	-	18	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	36	-	45	-	54	ns
MR to TC (161)	<sup>t</sup> PHL	C <sub>L</sub> = 50pF	2	-	-	210	-	265	-	315	ns
			4.5	-	-	42	-	53	-	63	ns
		C <sub>L</sub> = 50pF	6	-	-	36	-	45	-	54	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Power Dissipation Capacitance (Notes 7, 8)	C <sub>PD</sub>	-	5	-	60	-	-	-	-	-	pF
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> = 50pF	-	10	-	10	-	10	-	10	pF
HCT TYPES											
Propagation Delay											
CP to TC	<sup>t</sup> PHL, <sup>t</sup> PLH		4.5	-	-	42	-	53	-	63	ns
		C <sub>L</sub> = 15pF	5	-	18	-	-	-	-	-	ns
CP to Qn	<sup>t</sup> PHL, <sup>t</sup> PLH	C <sub>L</sub> = 50pF	4.5	-	-	39	-	49	-	59	ns
		C <sub>L</sub> = 15pF	5	-	16	-	-	-	-	-	ns
TE to TC	t <sub>PHL</sub> , t <sub>PLH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	32	-	40	-	48	ns
		C <sub>L</sub> = 15pF	5	-	13	-	-	-	-	-	ns
<u>MR</u> to Qn (161)	<sup>t</sup> PHL	C <sub>L</sub> = 50pF	4.5	-	-	50	-	63	-	75	ns
		C <sub>L</sub> = 15pF	5	-	21	-	-	-	-	-	ns
MR to TC (161)	<sup>t</sup> PHL	C <sub>L</sub> = 50pF	4.5	-	-	50	-	63	-	75	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Power Dissipation Capacitance (Notes 7, 8)	C <sub>PD</sub>	-	5	-	63	-	-	-	-	-	pF
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> = 50pF	-	10	-	10	-	10	-	10	pF

NOTES:

7.  $C_{\mbox{PD}}$  is used to determine the dynamic power consumption, per package.

8.  $P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_O)$  where  $f_i$  = Input Frequency,  $f_O$  = Output Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.





Sequence illustrated on waveforms:

- 1. Reset outputs to zero.
- 2. Preset to binary twelve.
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two.
- 4. Inhibit.








FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





NOTE: Outputs should be switching from 10% V<sub>CC</sub> to 90% V<sub>CC</sub> in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS



10-Aug-2016

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD54HC161F	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD54HC161F	Samples
CD54HC161F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8407501EA CD54HC161F3A	Samples
CD54HC163F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8607601EA CD54HC163F3A	Samples
CD54HCT161F3A	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
CD54HCT163F	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD54HCT163F	Samples
CD54HCT163F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD54HCT163F3A	Samples
CD74HC161E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC161E	Samples
CD74HC161EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC161E	Samples
CD74HC161M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC161M	Samples
CD74HC161M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC161M	Samples
CD74HC161M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC161M	Samples
CD74HC161MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC161M	Samples
CD74HC161MT	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	HC161M	Samples
CD74HC163E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC163E	Samples
CD74HC163M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC163M	Samples
CD74HC163M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC163M	Samples
CD74HC163MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC163M	Samples
CD74HC163MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC163M	Samples

Addendum-Page 1



10-Aug-2016

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HCT161E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT161E	Samples
CD74HCT161EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT161E	Samples
CD74HCT161M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT161M	Samples
CD74HCT161M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT161M	Samples
CD74HCT161M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT161M	Samples
CD74HCT161MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT161M	Samples
CD74HCT163E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT163E	Samples
CD74HCT163EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT163E	Samples
CD74HCT163M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT163M	Samples
CD74HCT163M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT163M	Sample
CD74HCT163M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT163M	Sample

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

Information and additional product content details. TBD: The Pb-Free(Rene conversion plan has not been defined. Pb-Free(RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free(RoHS): Exemply: This component has a RoHS exemption for either 1) lead-based filp-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Addendum-Page 2



www.ti.com

10-Aug-2016

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information humany not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC161, CD54HC163, CD54HCT161, CD54HCT163, CD74HC161, CD74HC163, CD74HCT161, CD74HCT163 :

• Catalog: CD74HC161, CD74HC163, CD74HCT161, CD74HCT163

• Military: CD54HC161, CD54HC163, CD54HCT161, CD54HCT163

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

Addendum-Page 3







# PACKAGE MATERIALS INFORMATION

19-Mar-2008


### TAPE AND REEL INFORMATION



\*All dimensions are nominal



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC161M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC163M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT161M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT163M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1




**Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of CD74HCT161E - IC 4BIT BINARY COUNTER 16-DIP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# PACKAGE MATERIALS INFORMATION

19-Mar-2008




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC161M96	SOIC	D	16	2500	333.2	345.9	28.6
CD74HC163M96	SOIC	D	16	2500	333.2	345.9	28.6
CD74HCT161M96	SOIC	D	16	2500	333.2	345.9	28.6
CD74HCT163M96	SOIC	D	16	2500	333.2	345.9	28.6



J (R-GDIP-T\*\*) 14 LEADS SHOWN


# CERAMIC DUAL IN-LINE PACKAGE



- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



## **MECHANICAL DATA**



PLASTIC DUAL-IN-LINE PACKAGE

- This drawing is subject to change without notice.
- 🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.






## **MECHANICAL DATA**

## D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





## LAND PATTERN DATA



All linear dimensions are in millimeters. Α.

- This drawing is subject to change without notice. B.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated