

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments CD74HCT193E

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>





Data sheet acquired from Harris Semiconductor SCHS163F

September 1997 - Revised October 2003

High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters


Features

- Synchronous Counting and Asynchronous Loading
- Two Outputs for N-Bit Cascading
- Look-Ahead Carry for High-Speed Counting
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
- Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: NIL = 30%, NIH = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, I_I \leq 1µA at V_{OL}, V_{OH}

Description

The 'HC192, 'HC193 and 'HCT193 are asynchronously presettable BCD Decade and Binary Up/Down synchronous counters, respectively.

Pinout



Presetting the counter to the number on the preset data inputs (P0-P3) is accomplished by a LOW asynchronous parallel load input (PL). The counter is incremented on the low-to-high transition of the Clock-Up input (and a high level on the Clock-Down input) and decremented on the low to high transition of the Clock-Down input (and a high level on the Clock-up input). A high level on the MR input overrides any other input to clear the counter to its zero state. The Terminal Count up (carry) goes low half a clock period before the zero count is reached and returns to a high level at the zero count. The Terminal Count Down (borrow) in the count down mode likewise goes low half a clock period before the maximum count (9 in the 192 and 15 in the 193) and returns to high at the maximum count. Cascading is effected by connecting the carry and borrow outputs of a less significant counter to the Clock-Up and Clock-Down inputs, respectively, of the next most significant counter.

If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it will return to the normal sequence in one count as shown in state diagram.

Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE
CD54HC192F3A	-55 to 125	16 Ld CERDIP
CD54HC193F3A	-55 to 125	16 Ld CERDIP
CD54HCT193F3A	-55 to 125	16 Ld CERDIP
CD74HC192E	-55 to 125	16 Ld PDIP
CD74HC192NSR	-55 to 125	16 Ld SOP
CD74HC192PW	-55 to 125	16 Ld TSSOP
CD74HC192PWR	-55 to 125	16 Ld TSSOP
CD74HC192PWT	-55 to 125	16 Ld TSSOP
CD74HC193E	-55 to 125	16 Ld PDIP
CD74HC193M	-55 to 125	16 Ld SOIC
CD74HC193MT	-55 to 125	16 Ld SOIC
CD74HC193M96	-55 to 125	16 Ld SOIC
CD74HCT193E	-55 to 125	16 Ld PDIP


NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

Copyright © 2003, Texas Instruments Incorporated



Functional Diagram



TRUTH TABLE

CLOCK UP	CLOCK DOWN	RESET	PARALLEL LOAD	FUNCTION
Ŷ	Н	L	Н	Count Up
Н	↑	L	Н	Count Down
Х	Х	Н	Х	Reset
Х	Х	L	L	Load Preset Inputs

H = High Voltage Level, L = Low Voltage Level, X = Don't Care, \uparrow = Transition from Low to High Level



Absolute Maximum Ratings

DC Supply Voltage, V _{CC}	/
DC Input Diode Current, I _{IK}	
For V _I < -0.5V or V _I > V _{CC} + 0.5V±20mA	١.
DC Output Diode Current, I _{OK}	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	١.
DC Output Source or Sink Current per Output Pin, IO	
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$	١.
DC V _{CC} or Ground Current, I _{CC or} I _{GND} ±50mA	•

Operating Conditions

Temperature Range (T _A)55 ^o C to 125 ^o C Supply Voltage Range, V _{CC}
HC Types
HCT Types
DC Input or Output Voltage, V ₁ , V ₀ 0V to V _{CC}
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

Thermal Information

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

		С		25 ⁰ C		-40 ⁰ C T	О 85 ⁰ С	-55 ⁰ C T	O 125 ⁰ C			
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES			-				_		_	_		_
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Voltage TTL Loads			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Voltage TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μA



		TEST CONDITIONS			25 ⁰ C			-40 ⁰ C 1	0 85°C	-55°C T	O 125 ⁰ C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES	-	_		-					-		-	-
High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} to GND	-	5.5	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	Icc	V _{CC} or GND	-	5.5	-	-	8	-	80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 2)	V _{CC} - 2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTE:

2. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
P0-P3	0.4
MR	1.45
PL	0.85
CPU, CPD	1.45

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g. 360µA max at 25°C.



			V _{CC}		25 ⁰ C		-40 ^о С Т	O 85°C	-55 ⁰ С Т	O 125 ⁰ C	
PARAMETER	S	SYMBOL	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES						- -		- i		-	
Pulse Width		t _W	2	115	-	-	145	-	175	-	ns
CPU, CPD			4.5	23	-	-	29	-	35	-	ns
1	92		6	20	-	-	25	-	30	-	ns
		t _W	2	100	-	-	125	-	150	-	ns
CPU, CPD			4.5	20	-	-	25	-	30	-	ns
	93		6	17	-	-	21	-	26	-	ns
PL		t _W	2	80	-	-	100	-	120	-	ns
			4.5	16	-	-	20	-	24	-	ns
			6	14	-	-	17	-	20	-	ns
MR		t _W	2	100	-	-	125	-	150	-	ns
			4.5	20	-	-	25	-	30	-	ns
			6	17	-	-	21	-	26	-	ns
Set-up Time		t _{SU}	2	80	-	-	100	-	120	-	ns
Pn to PL			4.5	16	-	-	20	-	24	-	ns
			6	14	-	-	17	-	20	-	ns
Hold Time		t _H	2	0	-	-	0	-	0	-	ns
Pn to PL			4.5	0	-	-	0	-	0	-	ns
			6	0	-	-	0	-	0	-	ns
Hold Time		t _H	2	80	-	-	100	-	120	-	ns
CPD to CPU or			4.5	16	-	-	20	-	24	-	ns
CPU to CPD		-	6	14	-	-	17	-	20	-	ns
Recovery Time		t _{REC}	2	80	-	-	100	-	120	-	ns
PL to CPU, CPD		-	4.5	16	-	-	20	-	24	-	ns
		-	6	14	-	-	17	-	20	-	ns
MR to CPU, CPD		t _{REC}	2	5	-	-	5	-	5	-	ns
			4.5	5	-	-	5	-	5	-	ns
		-	6	5	-	-	5	-	5	-	ns
Maximum Frequency		f _{MAX}	2	5	-	-	4	-	3	-	MHz
CPU, CPD		-	4.5	22	-	-	18	-	15	-	MHz
1	92		6	24	-	-	21	-	18	-	MHz
		f _{MAX}	2	5	-	-	4	-	3	-	MHz
CPU, CPD			4.5	25	-	-	20	-	17	-	MHz
1	93		6	29	-	-	24	-	20	-	MHz
HCT TYPES				1			1		1		
Pulse Width		t _W	2	-	-	-	-	-	-	-	ns
CPU, CPD			4.5	23	-	-	29	-	35	-	ns
1	92		6	-	-	-	-	-	-	-	ns
CPU, CPD		t _W	2	-	-	-	-	-	-	-	ns
1	93	-	4.5	23	-	-	29	-	35	-	ns
		F	6	-	-	-	-	-	-	-	ns



		v	200		250	°C		-40 ⁰	С ТО 85 ⁰	C -5	5°C TO	125 ⁰ C				
S	YMBOL			MIN	ТҮ	P	MAX	MIN	MA	x N		MAX	UN	IITS		
	t _W		2	-	-		-	-	-		-	-	n	ns		
	Γ	4	1.5	16	-		-	20	-		24	-	n	ns		
			6	-	-		-	-	-		-	-	n	ns		
	t _W		2	-	-		-	-	-		-	-	n	ns		
	Γ	2	4.5	20	-		-	25	-	:	30	-	n	ns		
	Г		6	-	-		-	-	-		-	-	n	ns		
	t _{SU}		2	-	-		-	-	-		-	-	n	ns		
	Г	4	1.5	15	-		-	19	-		22	-	n	ns		
	Γ		6	-	-		-	-	-		-	-	n	ns		
	t _H		2	-	-		-	-	-		-	-	n	ns		
			1.5	0	-		-	0	-		0	-	n	ns		
	Г		6	-	-		-	-	-		-	-	n	ns		
	t _H		2	-	-		-	-	-		-	-	n	ns		
			1.5	16	-		-	20	-		24	-	n	ns		
			6	-	-		-	-	-		-	-	n	ns		
	t _{REC}		2	-	-				-		-	-	n	ns		
	F		1.5	15	-		-	19	-		22	-	ns			
			6	-	-		-	- 1	-		-	-	n	ns		
	t _{REC}		2	-	-		-	- 1	-		-	-	n	ns		
		4.5		5	-		-	5	-		5	-	n	ns		
			6	-	-		-	- 1	-		-	-	n	ns		
	f _{MAX}	4X 2		2		-	-		-	- 1	-		-	-	М	IHz
			1.5	22	-		-	18	-	-	15	-	М	IHz		
192	F		6	-	-		-	- 1	-		-	-	М	IHz		
_	f _{MAX}		2	-	-		-	- 1	-		-	-	М	IHz		
	F	2	1.5 22		-		-	18	-	-	15	-	М	IHz		
	F		6	-	-		-	<u> </u>	-		-	-	М	IHz		
ons l		6ns						1								
				-			25°C		-40°C T	0 85°C	-55°(C TO 12	oc l			
	SYMB	OL			V _{CC}	MIN		-			_			UN		
					()											
	t _{PLH} , t _P	HL	C _L = 5	0pF	2	-	-	125	-	155	-	19	0	r		
			C _L = 5	0pF	4.5	-	-	25	-	31	-	30	3	r		
			C _L = 1	5pF	5	-	10	-	-	-	-	-		I		
			C _L = 5	0pF	6	-		21	-	26	-	32	2	I		
	t _{PLH} , t _F	νHL	C _L = 5	0pF	2	-	-	125	-	155	-	19	0	r		
			C _L = 5	0pF	4.5	-	-	25	-	31	-	38	3	r		
			C _L = 1		5	-	10	-	-	-	-	-	\neg	r		
				$C_L = 15pF$ $C_L = 50pF$		-	- I	04		26			5	1		
			$C_{L} = 5$	0pF	6	-	- 1	21	-	20	-	32	- ,			
	t _{PLH} , t _F	νHL	C _L = 5 C _L = 5		6 2	-	-	21	-	270	-	32	_	1		
	t _{PLH} , t _f	ΫHL	C _L = 5	0pF		<u> </u>					_		5			
	t _{PLH} , t _F	ΫHL		0pF 0pF	2	-	-	220	-	270	-	32	5			
1	192	tw tSU th th th th th th th th tr EC fMAX 192 fMAX 193 fMAX 193 fMAX 193 tons Input t _r , t _f = SYMB0	SYMBOL () tw 2 tsu 2 th 2	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SYMBOL (V) MIN t_W 2 - 4.5 16 6 - t_W 2 - 4.5 20 6 - 4.5 20 6 - 4.5 15 6 - 4.5 15 6 - 4.5 15 6 - 4.5 0 6 - 4.5 16 6 - 4.5 16 6 - 4.5 15 6 - 4.5 5 6 - 4.5 22 6 - 193 fMAX 2 193 fMAX 2 193 fMAX 2 193 tPLH, t_FH CL = 50PF CL = 50PF CL = 50PF<	SYMBOL VCC (V) MIN TY t_W 2 - - 4.5 16 - - t_W 2 - - 4.5 20 - - 4.5 15 - - t_SU 2 - - 4.5 15 - - t_H 2 - - t_H 2 - - t_H 2 - - t_H 2 - - t_REC 2 - - t_REC 2 - - t_A5 22 - - t_SYMBOL $TEST$ VcC $t_L = 50pF$ <td.< td=""><td>SYMBOL (V) MIN TYP tw 2 - - - 4.5 16 - - - tw 2 - - - - tw 2 - - - - - tw 2 - - - - - - tw 2 -</td><td>SYMBOL VCC (V) MIN TYP MAX t_W 2 - - - 4.5 16 - - - 6 - - - - 4.5 20 - - - 4.5 20 - - - 4.5 15 - - - 4.5 15 - - - 4.5 15 - - - 4.5 0 - - - 4.5 16 - - - 4.5 15 - - - 4.5 2 - - -</td><td>SYMBOL VCC (V) MIN TYP MAX MIN tw 2 - - - 20 6 - - - 20 6 - - - 20 tw 2 - - - 20 4.5 20 - - 25 6 - - 25 6 - 20 - - 25 6 - - 25 6 - 15 - - 19 6 - - 19 6 - 15 - - 0 - - 0 6 - 0 - - 0 6 - 0 - - 0 - - 0 - - 0 - 0 - 0 - - 0 - - 0 - - 0</td><td>SYMBOL VCC (V) MIN TYP MAX MIN MAX tw 2 - - - - - - 4.5 16 - - 20 - - - - - tw 2 -</td><td>SYMBOL V(V) MIN TYP MAX MIN MAX N 1_{W} 2 - - - 20 - 1 4.5 16 - - 20 - 1 1 1_{W} 2 - - - 20 - 1 1_{W} 2 - - - 25 - 1 4.5 20 - - 0 - 1 1 4.5 15 - - 19 - 1 1 4.5 15 - - 19 - 1 1 4.5 0 - - 0 - 1 1 4.5 16 - - 0 - 1 1 4.5 15 - - 19 - 1 1 4.5 15 - -<</td><td>SYMBOL V°CC (h) MIN TYP MAX MIN <t< td=""><td>SYMBOL VCC V(V) MIN TYP MAX MIN MAX MIN MAX h_W 2 - - - 20 - 24 - 4.5 16 - - 20 - 24 - 4.5 16 - - 20 - 24 - 4.5 16 - - 1 - - 20 - 24 - 4.5 20 - - 0 -<</td><td>SYMBOL VCC V() MIN TYP MAX MIN <th< td=""></th<></td></t<></td></td.<>	SYMBOL (V) MIN TYP tw 2 - - - 4.5 16 - - - tw 2 - - - - tw 2 - - - - - tw 2 - - - - - - tw 2 -	SYMBOL VCC (V) MIN TYP MAX t_W 2 - - - 4.5 16 - - - 6 - - - - 4.5 20 - - - 4.5 20 - - - 4.5 15 - - - 4.5 15 - - - 4.5 15 - - - 4.5 0 - - - 4.5 16 - - - 4.5 16 - - - 4.5 16 - - - 4.5 16 - - - 4.5 16 - - - 4.5 15 - - - 4.5 2 - - -	SYMBOL VCC (V) MIN TYP MAX MIN tw 2 - - - 20 6 - - - 20 6 - - - 20 tw 2 - - - 20 4.5 20 - - 25 6 - - 25 6 - 20 - - 25 6 - - 25 6 - 15 - - 19 6 - - 19 6 - 15 - - 0 - - 0 6 - 0 - - 0 6 - 0 - - 0 - - 0 - - 0 - 0 - 0 - - 0 - - 0 - - 0	SYMBOL VCC (V) MIN TYP MAX MIN MAX tw 2 - - - - - - 4.5 16 - - 20 - - - - - tw 2 -	SYMBOL V(V) MIN TYP MAX MIN MAX N 1_{W} 2 - - - 20 - 1 4.5 16 - - 20 - 1 1 1_{W} 2 - - - 20 - 1 1_{W} 2 - - - 25 - 1 4.5 20 - - 0 - 1 1 4.5 15 - - 19 - 1 1 4.5 15 - - 19 - 1 1 4.5 0 - - 0 - 1 1 4.5 16 - - 0 - 1 1 4.5 15 - - 19 - 1 1 4.5 15 - -<	SYMBOL V°CC (h) MIN TYP MAX MIN MAX MIN <t< td=""><td>SYMBOL VCC V(V) MIN TYP MAX MIN MAX MIN MAX h_W 2 - - - 20 - 24 - 4.5 16 - - 20 - 24 - 4.5 16 - - 20 - 24 - 4.5 16 - - 1 - - 20 - 24 - 4.5 20 - - 0 -<</td><td>SYMBOL VCC V() MIN TYP MAX MIN <th< td=""></th<></td></t<>	SYMBOL VCC V(V) MIN TYP MAX MIN MAX MIN MAX h_W 2 - - - 20 - 24 - 4.5 16 - - 20 - 24 - 4.5 16 - - 20 - 24 - 4.5 16 - - 1 - - 20 - 24 - 4.5 20 - - 0 -<	SYMBOL VCC V() MIN TYP MAX MIN MAX MIN <th< td=""></th<>		




		TEST	v _{cc}		25°C		-40 ⁰ C 1	O 85°C	-55 ⁰ C T	O 125 ⁰ C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
CPD to Q _n	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	220	-	270	-	325	ns
		C _L = 50pF	4.5	-	-	43	-	54	-	65	ns
		C _L = 15pF	5	-	18	-	-	-	-		ns
		C _L = 50pF	6	-	-	37	-	46	-	55	ns
PL to Q _n	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	220	-	275	-	330	ns
		C _L = 50pF	4.5	-	-	44	-	55	-	66	ns
		C _L = 15pF	5	-	18	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	37	-	47	-	56	ns
MR to Q _n	t _{PHL}	C _L = 50pF	2	-	-	200	-	250	-	300	ns
		C _L = 50pF	4.5	-	-	40	-	50	-	60	ns
		C _L = 15pF	5	-	17	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	34	-	43	-	51	ns
Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	-	95	-	110	ns
Q, TCU, TCD			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C _{IN}	C _L = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	C _L = 15pF	5	-	40	-	-	-	-	-	pF
HCT TYPES											
Propagation Delay	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	27	-	34	-	41	ns
CPU to TCU		C _L = 15pF	5	-	11	-	-	-	-	-	ns
CPU to TCD	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	27	-	34	-	41	ns
		C _L = 15pF	5	-	11	-	-	-	-	-	ns
CPU to Q _n	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	40	-	50	-	60	ns
		C _L = 15pF	5	-	17	-	-	-	-	-	ns
CPD to Q _n	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	40	-	50	-	60	ns
·		C _L = 15pF	5	-	17	-	-	-	-	-	ns
PL to Qn	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	46	-	58	-	69	ns
		C _L = 15pF	5	-	21	-	-	-	-	-	ns
MR to Q _n	^t PHL	C _L = 50pF	4.5	-	-	43	-	54	-	65	ns
		C _L = 15pF	5	-	18	-	-	-	-	-	ns
Transition Time	t _{TLH} , t _{THL}	C _L = 50pF									
Q, TCU, TCD			4.5	-	-	15	-	19	-	22	ns
Input Capacitance	C _{IN}	C _L = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	C _L = 15pF	5	-	50	-	-	-	-	-	pF

NOTES:


3. $C_{\mbox{PD}}$ is used to determine the dynamic power consumption, per gate.

4. $P_D = V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2)$ where f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.
















10-Jun-2014

PACKAGING INFORMATION

Orderable Device		Package Type		Pins			Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-8780801EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8780801EA CD54HC192F3A	Samples
5962-9084801MEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9084801ME A CD54HCT193F3A	Samples
9084801MEAS2035	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
CD54HC192F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8780801EA CD54HC192F3A	Samples
CD54HC193F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8772401EA CD54HC193F3A	Samples
CD54HCT193F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9084801ME A CD54HCT193F3A	Samples
CD74HC192E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC192E	Samples
CD74HC192EE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC192E	Samples
CD74HC192NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC192M	Samples
CD74HC192NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC192M	Samples
CD74HC192PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ192	Samples
CD74HC192PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ192	Samples
CD74HC192PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ192	Samples
CD74HC193E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC193E	Samples
CD74HC193EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC193E	Samples
CD74HC193M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC193M	Samples

Addendum-Page 1



www.ti.com

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC193M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC193M	Samples
CD74HC193M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC193M	Samples
CD74HC193MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC193M	Samples
CD74HC193MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC193M	Samples
CD74HCT193E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT193E	Samples
CD74HCT193EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT193E	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Addendum-Page 2

10-Jun-2014



10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC192, CD54HC193, CD54HC193, CD74HC192, CD74HC193, CD74HC193 :

• Catalog: CD74HC192, CD74HC193, CD74HCT193

• Military: CD54HC192, CD54HC193, CD54HCT193

NOTE: Qualified Version Definitions:

www.ti.com

- Catalog TI's standard catalog product
 - Military QML certified for Military and Defense Applications



Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of CD74HCT193E - IC SYNC 4-BIT UP/DN CNTR 16-DIP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TEXAS INSTRUMENTS


PACKAGE MATERIALS INFORMATION

14-Jul-2012


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFO	RMATION
--------------------	---------

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC192NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC192PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC192PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC193M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

W1




www.ti.com

Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of CD74HCT193E - IC SYNC 4-BIT UP/DN CNTR 16-DIP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC192NSR	SO	NS	16	2000	367.0	367.0	38.0
CD74HC192PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD74HC192PWT	TSSOP	PW	16	250	367.0	367.0	35.0
CD74HC193M96	SOIC	D	16	2500	333.2	345.9	28.6



J (R-GDIP-T**) 14 LEADS SHOWN


CERAMIC DUAL IN-LINE PACKAGE



- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



MECHANICAL DATA



PLASTIC DUAL-IN-LINE PACKAGE

- This drawing is subject to change without notice.
- 🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.






MECHANICAL DATA

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





LAND PATTERN DATA



All linear dimensions are in millimeters. Α.

- This drawing is subject to change without notice. B.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





PW (R-PDSO-G16)

MECHANICAL DATA

PLASTIC SMALL OUTLINE

0,30 0,65 ⊕ 0,10 ₪ 0,19 16 A A H Ц 0,15 NOM $\triangle \frac{4,50}{4,30}$ 6,60 6,20 Gage Plane 0 Н 0,25 8 0°-8° 5,10 0,75 0,50 4,90 ┢ \wedge Seating Plane 0,15 0,05 1,20 MAX 0,10 4040064-4/G 02/11

NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.
 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall


not exceed 0,15 each side. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





LAND PATTERN DATA



- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






NS (R-PDSO-G**)

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE



B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated