

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Atmel AT28BV64-30JC

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



Features

- 2.7V to 3.6V Supply
- Full Read and Write Operation
- Low Power Dissipation
 - 8 mA Active Current
- 50 μA CMOS Standby Current • Read Access Time - 300 ns
- · Byte Write 3 ms
- Direct Microprocessor Control
 - DATA Polling
- READY/BUSY Open Drain Output High Reliability CMOS Technology
 - Endurance: 100,000 Cycles
 - Data Retention: 10 Years
- JEDEC Approved Byte-Wide Pinout
- Commercial and Industrial Temperature Ranges

Description

The AT28BV64 is a low-voltage, low-power Electrically Erasable and Programmable Read Only Memory specifically designed for battery powered applications. Its 64K of memory is organized 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation less than 30 mW. When the device is deselected the standby current is less than 50 µA. (continued)



64K (8K x 8) Battery-Voltage[™] Parallel **EEPROMs**

AT28BV64

Pin Configurations

Pin Config	urations	PDIP, SOIC
Pin Name	Function	Top View
A0 - A12	Addresses	
CE	Chip Enable	A12 2 27 WE A7 3 26 NC
ŌE	Output Enable	A6 4 25 A8 A5 5 24 A9
WE	Write Enable	A4 — 6 23 — A11 A3 — 7 22 — OE
I/O0 - I/O7	Data Inputs/Outputs	
RDY/BUSY	Ready/Busy Output	A0 10 19 1007 1/00 11 18 1006
NC	No Connect	//01
DC	Don't Connect	GND 14 15 1/03
A6 5 A5 6 A4 7 A3 8 A2 9 A1 10 A0 12 I/O0 13 E	0 ⁰ ⁰ ⁰ ⁰ 29 ⊒ A8 28 ⊒ A9 27 ⊒ A11 26 ⊒ NC 25 ⊒ 0E 24 ⊒ A10 23 ⊒ CE 22 ⊒ I/07 21 ⊒ I/06	TSOP Top View OE 1 28 A10 A11 20 27 CE A9 3 26 1/07 A8 4 25 1/06 NC 5 24 1/05 WE 6 23 1/04 VCC 7 22 1/03 A12 9 20 1/02 A6 11 18 1/00 A5 12 17 A0 A4 13 16 A1 A3 14 () 5 A2

AIIIIEL

Rev. 0493A-10/98






The AT28BV64 is accessed like a Static RAM for the read or write cycles without the need for external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The device includes two methods for detecting the end of a write cycle, level detection of RDY/BUSY and DATA polling of I/O_7 . Once the end of a write cycle has been detected, a new access for a read or write can begin.

Atmel's 28BV64 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32-bytes of EEPROM are available for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to $V_{\rm CC}$ + 0.6V
Voltage on OE and A9 with Respect to Ground0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability





Device Operation

READ: The AT28BV64 is accessed like a Static RAM. When \overrightarrow{CE} and \overrightarrow{OE} are low and \overrightarrow{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever \overrightarrow{CE} or \overrightarrow{OE} is high. This dual line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28BV64 is similar to writing into a Static RAM. A low pulse on the \overline{WE} or \overline{CE} input with \overline{OE} high and \overline{CE} or \overline{WE} low (respectively) initiates a byte write. The address location is latched on the falling edge of \overline{WE} (or \overline{CE}); the new data is latched on the rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

READY/BUSY: Pin 1 is an open drain READY/BUSY output that can be used to detect the end of a write cycle.

RDY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain connection allows for OR-tying of several devices to the same RDY/BUSY line.

DATA POLLING: The AT28BV64 provides DATA POLL-ING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O_7 (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways: (a) V_{CC} sense—if V_{CC} is below 1.8V (typical) the write function is inhibited; (b) V_{CC} power on delay—once V_{CC} has reached 2.0V the device will automatically time out 10 ms (typical) before allowing a byte write; and (c) Write Inhibit—holding any one of OE low, CE high or WE high inhibits byte write cycles.







DC and AC Operating Range

		AT28BV64-30
Operating	Com.	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C
V _{CC} Power Supply		2.7V to 3.6V

Operating Modes

Mode	CE	ŌĒ	WE	I/O
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}
Write ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	Х	High Z
Write Inhibit	Х	Х	V _{IH}	
Write Inhibit	Х	V _{IL}	Х	
Output Disable	Х	V _{IH}	Х	High Z

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC Programming Waveforms.

DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1.0V$		5	μA
I _{LO}	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}		5	μA
I _{SB}	V _{CC} Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1.0V$		50	μA
I _{cc}	V _{CC} Active Current AC	$f = 5 \text{ MHz}; I_{OUT} = 0 \text{ mA}; CE = V_{IL}$		8	mA
V _{IL}	Input Low Voltage			0.6	V
V _{IH}	Input High Voltage		2.0		V
		I _{OL} = 1 mA		0.3	V
V _{OL}	Output Low Voltage	$I_{OL} = 2 \text{ mA for RDY}/\overline{\text{BUSY}}$		0.3	V
V _{OH}	Output High Voltage	I _{OH} = -100 μA	2.0		V




AT28BV64

AC Read Characteristics


		AT28B		
Symbol	Parameter	Min	Max	Units
t _{ACC}	Address to Output Delay		300	ns
t _{CE} ⁽¹⁾	CE to Output Delay		300	ns
t _{OE} ⁽²⁾	OE to Output Delay	0	150	ns
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE High to Output Float	0	60	ns
t _{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		ns

AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC}.
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (C_L = 5 pF).
 - 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load



Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Max Units Cor		Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.








AC Write Characteristics


Symbol	Parameter	Min	Мах	Units
t _{AS} , t _{OES}	Address, OE Set-up Time	10		ns
t _{AH}	Address Hold Time	100		ns
t _{WP}	Write Pulse Width (\overline{WE} or \overline{CE})	150	1000	ns
t _{DS}	Data Set-up Time	100		ns
t _{DH} , t _{OEH}	Data, OE Hold Time	10		ns
t _{DB}	Time to Device Busy		50	ns
t _{WC}	Write Cycle Time		3	ms

AC Write Waveforms

WE Controlled



CE Controlled



AT28BV64



AT28BV64


Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Characteristics.

Data Polling Waveforms









Ordering Information⁽¹⁾

t _{ACC}	I _{CC} (mA)		Operating			
(ns)	Active	Standby	Voltage	Ordering Code	Package	Operation Range
300	8	0.05	2.7V to 3.6V	AT28BV64-30JC	32J	Commercial
				AT28BV64-30PC	28P6	(0°C to 70°C)
				AT28BV64-30SC	28S	
				AT28BV64-30SC	28T	
	8	0.05	2.7V to 3.6V	AT28BV64-30JI	32J	Industrial
				AT28BV64-30PI	28P6	(-40°C to 85°C)
				AT28BV64-30SI	28S	
				AT28BV64-30TI	28T	

Note: 1. See Valid Part Number table below.

Valid Part Number

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations	
AT28BV64	30	JC, JI, PC, PI, SC, SI, TC, TI	

Die Products

Reference Section: Parallel EEPROM Die Products


	Package Type					
32J	32-Lead, Plastic J-Leaded Chip Carrier (PLCC)					
28P6	28-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
28S	28-Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)					
28T	28-Lead, Plastic Thin Small Outline Package (TSOP)					

AT28BV64





Packaging Information







Distributor of Atmel: Excellent Integrated System Limited Datasheet of AT28BV64-30JC - IC EEPROM 64KBIT 300NS 32PLCC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com













Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686677 FAX (44) 1276-686697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon, Hong Kong TEL (852) 27219778 FAX (852) 27221369

Japan

Atmel Japan K.K. Tonetsu Shinkawa Bldg., 9F 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4 42 53 60 00 FAX (33) 4 42 53 60 01

Fax-on-Demand North America:

1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 1998.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's website. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.



Printed on recycled paper. 0493A-10/98/xM