

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Texas Instruments](#)
[HD3SS2521RHUR](#)

For any questions, you can email us directly:

sales@integrated-circuit.com

DockPort Controller

Check for Samples: [HD3SS2521](#)

FEATURES

- Ideal for DockPort Applications
 - Bi-Directional 2:1 Switch for USB 2.0 (HS/FS/LS) and HPD Signals
 - Bi-Directional 2:1 Switch for SuperSpeed USB and DisplayPort Signals
 - Integrated DockPort Controller Manages DockPort Detection, Signal Switching and Power Switching
- Supports Host-and Dock-side Applications
- VCC Operating Range $3.3V \pm 10\%$
- SuperSpeed USB I/O Supports Common Mode Voltage from 0V to 2.2V
- USB 2.0 I/O Supports Signal Up to 3.6V
- Wide –3dB Differential BW on High-bandwidth Path of over 6 GHz
- Excellent High-bandwidth Path Dynamic Characteristics on (at 2.5GHz)
 - Crosstalk = –39dB
 - Isolation = –22dB
 - Insertion Loss = –1.2dB
 - Return Loss = 12 dB
 - Max Bit-Bit Skew = 8 ps
- 5mm x11mm, 56-Pin WQFN Package (RHU)

- ESD
 - HBM: 2000V
 - CDM: 500V

APPLICATIONS

- Desktop PCs
- Notebook PCs
- Tablets
- Docking Station




Figure 1. DockPort Functional Diagram

DESCRIPTION

The HD3SS2521 is an integrated DockPort switch solution. It provides independent 2:1 passive switching for the SuperSpeed USB and Display Port signals as well as for the USB 2.0 (HS/FS/LS) and I2C necessary to support DockPort applications. In addition, a firmware upgradable integrated DockPort controller is provided to manage host and dock side DockPort detection, signal switch and power configuration.

The HD3SS2521 is offered in 56-pin WQFN package and is specified to operate from a single supply voltage of 3.3V over the temperature range of 0°C to 70°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 2013, Texas Instruments Incorporated

PRODUCT PREVIEW

HD3SS2521

SLAS941A –APRIL 2013–REVISED MAY 2013

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

PART NUMBER	PART MARKING	PACKAGE
HD3SS2521RHUR	HD3S2521	56-Pin WQFN (Reel Large)
HD3SS2521RHUT	HD3S2521	56-Pin WQFN (Reel Small)

PRODUCT PREVIEW

TYPICAL APPLICATION



PRODUCT PREVIEW


NOTE: Refer to the implementation guide for details on design considerations and configuration options

Figure 2. DockPort Host Implementation

HD3SS2521


SLAS941A –APRIL 2013–REVISED MAY 2013

www.ti.com



NOTE: Refer to the implementation guide for details on design considerations and configuration options

Figure 3. DockPort Hub Implementation



HD3SS2521

SLAS941A –APRIL 2013–REVISED MAY 2013

www.ti.com
PIN FUNCTIONS

PIN	I/O	PIN NAME	DockPort HOST (SIGNAL MUX)	DockPort DEVICE (SIGNAL DE-MUX)	SIGNAL SPEED (MAX)
2	I/O	A0P	DockPort Lane 2, Positive Signal (DockPort cable between DockPort host and DockPort device)		Fast Lane (Up to 5.4Gbps)
3	I/O	A0N	DockPort Lane 2, Negative Signal (DockPort cable between DockPort host and DockPort device)		
5	I/O	A1P	DockPort Lane 3, Positive Signal (DockPort cable between DockPort host and DockPort device)		
6	I/O	A1N	DockPort Lane 3, Negative Signal (DockPort cable between DockPort host and DockPort device)		
48	I/O	B0P	DisplayPort Lane 2, Positive Signal		Fast Lane (Up to 5.4Gbps)
47	I/O	B0N	DisplayPort Lane 2, Negative Signal		
46	I/O	B1P	DisplayPort Lane 3, Positive Signal		
45	I/O	B1N	DisplayPort Lane 3, Negative Signal		
44	I/O	C0P	SuperSpeed USB TX, Positive Signal	SuperSpeed USB RX, Positive Signal	Fast Lane (Up to 5.4Gbps)
43	I/O	C0N	SuperSpeed USB TX, Negative Signal	SuperSpeed USB RX, Negative Signal	
42	I/O	C1P	SuperSpeed USB RX, Positive Signal	SuperSpeed USB TX, Positive Signal	
41	I/O	C1N	SuperSpeed USB RX, Negative Signal	SuperSpeed USB TX, Negative Signal	
11	I/O	ADP	DockPort Config1 (DockPort cable between DockPort host and DockPort device)		Supports High-speed USB
10	I/O	ADM	DockPort Config2 (DockPort cable between DockPort host and DockPort device)		
35	I/O	BDP	CONFIG 1		
36	I/O	BDM	CONFIG 2		
37	I/O	CDP	High-speed USB D+		
38	I/O	CDM	High-speed USB D-		
7	I	SS_SEL_IN	DisplayPort / SuperSpeed USB Mux Select (Connect to SS_SEL_OUT - Pin 20)		
12	I	HS_SEL_IN	DisplayPort / HighSpeed USB Mux Select (Connect to HS_SEL_OUT - Pin 19)		
8	I	RSVD (SS_OE#_IN)	N/C For future compatibility (Connect to RSVD [SS_OE#_OUT] signal - Pin 34)	N/C Requires external 10 kΩ Pull-down.	
9	I	HS_OE#_IN	DisplayPort / HighSpeed USB Mux Enable (Connect to HS_OE#_OUT - Pin 32)		
15	I/O	MODE_LED	This signal is sampled at power on or reset to determine the mode of operation: Pulled High for DockPort host operation. (Optionally through LED for debug purposes)	This signal is sampled at power on or reset to determine the mode of operation: Pulled Low for DockPort hub (dock/dongle) operation. (Optionally through LED for debug purposes)	
16	I	HPD_IN	Hot Plug Detect from DockPort device	Hot Plug Detect from MST Hub/DP Device	
17	O	HPD_OUT	Hot Plug Detect to System Graphics	Hot Plug Detect to DockPort host.	
18	I/O	AUX_N	AUX Negative Pull-Up to DockPort device (Output) This signal indicates a connection event to a DockPort device.	AUX Negative from DockPort host (Input) This signal is used to detect a connection event from a DockPort host.	

PIN FUNCTIONS (continued)

PIN	I/O	PIN NAME	DockPort HOST (SIGNAL MUX)	DockPort DEVICE (SIGNAL DE-MUX)	SIGNAL SPEED (MAX)
19	O	HS_SEL_OUT	DisplayPort / High-speed USB Mux Select (Connect to HS_SEL_IN - Pin 12) This signal in conjunction with SS_SEL_OUT is sampled at power-on or reset to determine the voltage level supplied to a DockPort host and must be strapped to correct logic level for the corresponding voltage level: 5 V, 12 V or 19 V. Refer to the Power Delivery Voltage Selection table for strapping options. After power-on/reset, this signal is driven by DockPort host to select the device operation between DisplayPort and High-speed USB. 0 = DisplayPort 1 = High-speed USB		
20	O	SS_SEL_OUT	DisplayPort / SuperSpeed USB Mux Select (Connect to SS_SEL_IN - Pin 7) This signal in conjunction with HS_SEL_OUT is sampled at power-on or reset to determine the voltage level to be supplied to a DockPort host and must be strapped to correct logic level for the corresponding voltage level: 5 V, 12 V or 19 V. Refer to the Power Delivery Voltage Selection table for strapping options. After power-on/reset, this signal is driven by DockPort host to select the device operation between DisplayPort and SuperSpeed USB. 0 = DisplayPort 1 = SuperSpeed USB		
28	I/O	CONFIG_2	DisplayPort CONFIG2/CEC		
29	I/O	CONFIG_1	DisplayPort CONFIG1/CAD		
21	O	CHRG_OFF	This signal controls the power delivery circuit.	—	
		MST_MODE	—	MST Mode Input from MST HUB which indicates 2/4 DisplayPort lane switch. 0 = 2-lane (external 10 kΩ Pull-down) 1 = 4-lane (external 10 kΩ Pull-up)	
22	O	CHRG_DELAY	This signal controls the power delivery circuit.	—	
		CHRG_EN#	—	This signal is the power delivery enable for a DockPort hub.	
23	I	SLEEP#	Connect to the DockPort host sleep state signal.	—	
		FAULT#	—	Connect to the fault indicator of the power management circuit	
25	I	SYS_COM_REQ	External 100K Pull-down required. This signal is a sampled at power on or reset to determine if the system is in a FW update mode. After power on reset, the signal is used for communication request via a GPIO in a DockPort host for communication request		
	O	VCTRL_SEL1	—	Power enable for 5 V power delivery In addition, this signal is sampled at power on or reset to determine the mode of operation: 0 = DockPort hub (external 10 kΩ Pull-down) 1 = DockPort dongle (external 10 kΩ Pull-up)	

HD3SS2521

SLAS941A –APRIL 2013–REVISED MAY 2013

www.ti.com
PIN FUNCTIONS (continued)

PIN	I/O	PIN NAME	DockPort HOST (SIGNAL MUX)	DockPort DEVICE (SIGNAL DE-MUX)	SIGNAL SPEED (MAX)
26	O	CONFIG_PU#	Connect to FET switch to control pull-up option on DisplayPort CONFIG1/CONFIG2 for DockPort communication.	—	
		VCTRL_SEL2	—	Power enable for 12 V power delivery	
27	O	Dongle_PWREN#	Power enable for 5 V DockPort dongle power circuitry	—	
		VCTRL_SEL3	—	Power enable for 19 V power delivery	
34	O	RSVD (SS_OE#_OUT)	N/C For future compatibility (Connect to RSVD [SS_OE#_IN] signal - Pin 8)	—	
	I	PUSH_BUTTON	—	External 5.6 kΩ Pull-up required. Push button input to DockPort hub and MST HUB for 2-lane/4-lane switching	
32	O	HS_OE#_OUT	DisplayPort / High-speed USB Mux Enable. (Connect to HS_OE#_IN - Pin 9) An external 10 kΩ Pull-down to ground is required.		
30	I/O	RST	Reset		
33 39 53	GND	GND	Connect to Supply Ground		
24 31 49 50 51 54 55 56	NC	NC	No Connect		
1 4 13 14 40 52	Supply	VCC	3.3V Positive power supply voltage		

PRODUCT PREVIEW

Table 1. Power Delivery Voltage Selection

VOLTAGE	HS_SEL_OUT	SS_SEL_OUT
0 V	0	0
12 V	0	1
19 V	1	0
5 V	1	1

ABSOLUTE MAXIMUM RATINGS^{(1) (2)}

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply Voltage Range ⁽²⁾	VCC	–0.3	4	V
Voltage Range	Differential I/O (High bandwidth signal path, AxP/N, BxP/N, CxP/N)	–0.5	4	V
	Differential I/O (Low bandwidth signal path, ADP/M, BDP/M, CDP/M)	–0.5	7	V
	Control Pin and Single Ended I/O	–0.3	V _{CC} + 0.3	V
Electrostatic discharge	Human body model ⁽³⁾		±2000	V
	Charged-device model ⁽⁴⁾		±500	V
Continuous power dissipation		See Thermal Table		

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential voltages, are with respect to network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-B
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101-A

HD3SS2521

SLAS941A –APRIL 2013–REVISED MAY 2013

www.ti.com

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		HD3SS2521	UNITS
		RHU (56 PIN)	
θ_{JA}	Junction-to-ambient thermal resistance	31.6	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance	15.9	
θ_{JB}	Junction-to-board thermal resistance	8.5	
ψ_{JT}	Junction-to-top characterization parameter	0.5	
ψ_{JB}	Junction-to-board characterization parameter	8.5	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

RECOMMENDED OPERATING CONDITIONS

(Typical values for all parameters are at $V_{CC} = 3.3V$ and $T_A = 25^\circ C$. All temperature limits are specified by design)

		MIN	TYP	MAX	UNITS
V_{CC}	Supply voltage	3	3.3	3.6	V
V_{IH}	Input high voltage	Control/Status Pins		V_{CC}	V
V_{IL}	Input low voltage	Control/Status Pins		0.8	V
V_{I/O_Diff}	Differential voltage	Switch I/O diff voltage (High-bandwidth path AxP/N, BxP/N, CxP/N)		1.8	V _{pp}
V_{I/O_CM}	Common voltage	Switch I/O common mode voltage (High-bandwidth path AxP/N, BxP/N, CxP/N)		2	V
$V_{I/O}$	Input/output voltage	Data input/output voltage (Low-bandwidth path ADP/M, BDP/M, CDP/M)		5.5	V
T_A	Operating free-air temperature	0	70		°C

ELECTRICAL CHARACTERISTICS – DEVICE PARAMETERS

(under recommended operating conditions)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
I _{CC}	Supply Current	V _{CC} = 3.6V, HS_SEL_IN/SS_SEL_IN = V _{CC} /GND; HS_OE#_IN = GND; Outputs Floating		4.5		mA
AUX_N, CONFIG_1, CONFIG_2, FAULT#, HPD_IN, MODE_LED, PUSH_BUTTON, RST, SLEEP#, SYS_COM_REQ, TEST						
V _{IT+}	Positive-going input threshold voltage		0.45 V _{CC}		0.75 V _{CC}	V
V _{IT-}	Negative-going input threshold voltage		0.25 V _{CC}		0.55 V _{CC}	V
V _{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})	V _{CC} = 3V	0.3		1	V
R _{PULL}	Pullup/pulldown resistor	Pullup: V _{IN} = GND, Pulldown: V _{IN} = V _{CC} , V _{CC} = 3V	20	35	50	kΩ
C _I	Input capacitance	V _{IN} = GND or V _{CC}		5		pF
I _{LK}	High-impedance leakage current	V _{IN} = GND or V _{CC} , V _{CC} = 3V, Pullup/Pulldown disabled			±50	nA
AUX_N, CHRГ_DELAY, CHRГ_EN, CHRГ_OFF, CONFIG_1, CONFIG_2, CONFIG_PU#, Dongle_PWREN#, HPD_OUT, HS_OE#_OUT, HS_SEL_OUT, MODE_LED, MST_MODE, SS_SEL_OUT, RST, TEST, VCTRL_SEL1, VCTRL_SEL2, VCTRL_SEL3						
V _{OH}	High-level ouptut voltage	I _{OHmax} = –6 mA ⁽¹⁾		V _{CC} – 0.3		V
V _{OL}	Low-level ouptut voltage	I _{OLmax} = 6 mA ⁽¹⁾		GND + 0.3		V
SS_SEL_IN						
I _{IH}	Input High Current	V _{CC} = 3.6V, V _{IN} = V _{CC}			95	μA
I _{IL}	Input Low Current	V _{CC} = 3.6V, V _{IN} = GND			1	

(1) The maximum total current, I_{OHmax} and I_{OLmax} , for all outputs combined should not exceed $\pm 48\text{ mA}$ to hold the maximum voltage drop specified.

ELECTRICAL CHARACTERISTICS – DEVICE PARAMETERS (continued)

(under recommended operating conditions)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
HS_OE#_IN , HS_SEL_IN						
I _{IH}	Input High Current	V _{CC} = 3.6V, V _{IN} = VCC			1	μA
I _{IL}	Input Low Current	V _{CC} = 3.6V, V _{IN} = GND			1	μA
AxP/N, BxP/N, CxP/N						
I _{LK}	High-impedance leakage current	V _{CC} = 3.6V, V _{IN} = 0V, V _{OUT} = 2V (I _{LK} on open outputs Port B and C)			130	μA
		V _{CC} = 3.6V, V _{IN} = 0V, V _{OUT} = 2V (I _{LK} on open outputs Port A)			4	
ADP/DM, BDP/DM, CDP/DM						
I _{LK}	High-impedance leakage current	V _{CC} = 3.6V, V _{IN} = 0V, V _{OUT} = 0V to 4V, HS_OE#_IN = GND			1	μA

ELECTRICAL CHARACTERISTICS – SIGNAL SWITCH PARAMETERS

(under recommended operating conditions; R_L, R_{sc} = 50Ω, C_L = 10pF unless otherwise noted)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
AxP/N, BxP/N, CxP/N HIGH-BANDWIDTH SIGNAL PATH					
t _{PD} Switch Propagation Delay	R _{sc} and R _L = 50 Ω, See Figure 5			85	ps
T _{on} SS_SEL_IN -to-Switch T _{on}	R _{sc} and R _L = 50 Ω, See Figure 4		70	250	ns
T _{off} SS_SEL_IN -to-Switch T _{off}			70	250	
T _{SK(O)} Inter-Pair Output Skew (CH-CH)	R _{sc} and R _L = 50 Ω, See Figure 5			20	ps
T _{SK(b-b)} Intra-Pair Output Skew (bit-bit)				8	ps
C _{ON} Outputs ON Capacitance	V _{IN} = 0V, Outputs Open, Switch ON		1.5		pF
C _{OFF} Outputs OFF Capacitance	V _{IN} = 0V, Outputs Open, Switch OFF		1		pF
R _{ON} Output ON resistance	V _{CC} = 3.3V, V _{CM} = 0.5V – 1.5V, I _O = –8 mA		5	8	Ω
ΔR _{ON}	On resistance match between channels			2	Ω
	On resistance match between pairs of the same channel			0.7	
R _{FLAT_ON} On resistance flatness [R _{ON(MAX)} – R _{ON(MIN)}]	V _{CC} = 3.3V; –0.35V ≤ V _{IN} ≤ 1.2V			1.15	Ω
R _L Differential Return Loss (V _{CM} = 0V)	f = 2.5 GHz		–12		dB
	f = 4.0 GHz		–11		
X _{TALK} Differential Crosstalk (V _{CM} = 0V)	f = 2.5 GHz		–39		dB
	f = 4.0 GHz		–35		
O _{IRR} Differential Off-Isolation (V _{CM} = 0V)	f = 2.5 GHz		–22		dB
	f = 4.0 GHz		–19		
I _L Differential Insertion Loss (V _{CM} = 0V)	f = 2.5 GHz		–1.1		dB
	f = 4.0 GHz		–1.5		
BW Bandwidth	At –3 dB		6		GHz
ADP/DM, BDP/DM, CDP/DM SIGNAL PATH					
t _{PD} Switch Propagation Delay	R _{sc} and R _L = 50 Ω, See Figure 5		250		ps
T _{on}	HS_SEL_IN -to-Switch T _{on}			30	
	HS_OE#_IN -to-Switch T _{on}			17	ns
T _{off}	HS_SEL_IN Toff			12	
	HS_OE#_IN -to-Switch Toff			10	ps
T _{SK(O)} Inter-Pair Output Skew (CH-CH)	R _{sc} and R _L = 50 Ω, See Figure 5		10	20	
T _{SK(b-b)} Intra-Pair Output Skew (bit-bit)			10	20	ps
C _{ON} Outputs ON Capacitance	V _{IN} = V _{CC} or 0V, Outputs Open, Switch ON		6	7.5	pF

HD3SS2521

SLAS941A –APRIL 2013–REVISED MAY 2013

www.ti.com

ELECTRICAL CHARACTERISTICS – SIGNAL SWITCH PARAMETERS (continued)

(under recommended operating conditions; R_L , $R_{sc} = 50\Omega$, $C_L = 10\text{pF}$ unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
C_{OFF}	Outputs OFF Capacitance	$V_{IN} = V_{CC}$ or 0V, Outputs Open, Switch OFF		3.5	6	pF
R_{ON}	Output ON resistance	$V_{CC} = 3\text{V}$, $V_{IN} = 0\text{V}$, $I_O = 30\text{mA}$		3	6	Ω
		$V_{CC} = 3\text{V}$, $V_{IN} = 2.4\text{V}$, $I_O = -15\text{mA}$		3.4	6	
ΔR_{ON}	On resistance match	$V_{CC} = 3\text{V}$, $V_{IN} = 0\text{V}$, $I_O = 30\text{mA}$		0.2		Ω
		$V_{CC} = 3\text{V}$, $V_{IN} = 1.7\text{V}$, $I_O = -15\text{mA}$		0.2		
R_{FLAT_ON}	On resistance flatness [$R_{ON(MAX)} - R_{ON(MIN)}$]	$V_{CC} = 3\text{V}$, $V_{IN} = 0\text{V}$, $I_O = 30\text{mA}$		1		W
		$V_{CC} = 3\text{V}$, $V_{IN} = 1.7\text{V}$, $I_O = -15\text{mA}$		1		
X_{TALK}	Differential Crosstalk (VCM = 0V)	$R_L = 50\text{W}$, $f = 250\text{MHz}$		-40		dB
O_{IRR}	Differential Off-Isolation (VCM = 0V)	$R_L = 50\text{W}$, $f = 250\text{MHz}$		-41		dB
BW	Bandwidth	$R_L = 50\text{W}$		0.9		GHz

TEST TIMING DIAGRAMS





Figure 4. Select to Switch T_{on} and T_{off}



NOTES:

1. Measurements based on an ideal input with zero intra-pair skew on the input, i.e. the input at A to B/C or the input at B/C to A
2. Inter-pair skew is measured from lane to lane on the same channel, e.g. C0 to C1
3. Intra-pair skew is defined as the relative difference from the p and n signals of a single lane

Figure 5. Propagation Delay and Skew



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
HD3SS2521RHUR	ACTIVE	WQFN	RHU	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	HD3S2521	Samples
HD3SS2521RHUT	PREVIEW	WQFN	RHU	56	250	TBD	Call TI	Call TI	0 to 70		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HD3SS2521RHUR	WQFN	RHU	56	2000	330.0	24.4	5.3	11.3	1.0	8.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
HD3SS2521RHUR	WQFN	RHU	56	2000	367.0	367.0	45.0

MECHANICAL DATA

RHU (R-PWQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



Notes:

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) package configuration.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- JEDEC MO-220 package registration is pending.

THERMAL PAD MECHANICAL DATA

RHU (R-PWQFN-N56)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




4206904/G 03/14

NOTE: All linear dimensions are in millimeters

LAND PATTERN DATA

RHU (R-PWQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com