

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Fairchild Semiconductor</u> <u>74VHC139MTC</u>

For any questions, you can email us directly: sales@integrated-circuit.com





November 1992 Revised April 1999

74VHC139

Dual 2-to-4 Decoder/Demultiplexer

General Description

The VHC139 is an advanced high speed CMOS Dual 2-to-4 Decoder/Demultiplexer fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The active LOW enable input can be used for gating or it can be used as a data input for demultiplexing applications. When the enable input is held HIGH, all four outputs are fixed at a HIGH logic level independent of the other inputs. An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply volt-

age. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High Speed: $t_{PD} = 5.0 \text{ ns (typ)}$ at $T_A = 25^{\circ}\text{C}$
- Low power dissipation: $I_{CC} = 4 \mu A$ (Max.) at $T_A = 25$ °C
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min.)
- Power down protection is provided on all inputs
- Pin and function compatible with 74HC139

Ordering Code:

Order Number	Package Number	Package Description
74VHC139M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC139SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC139MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC139N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Pin Description

Pin Names	Description				
A ₀ , A ₁	Address Inputs				
Ē	Enable Inputs				
$\overline{O}_0 - \overline{O}_3$	Outputs				

Truth Table

	Inputs		Outputs					
E	A ₀	A ₁	O ₀	<u>O</u> 1	O ₂	O ₃		
Н	Х	Х	Н	Н	Н	Н		
L	L	L	L	Н	Н	Н		
L	Н	L	Н	L	Н	Н		
L	L	Н	Н	Н	L	Н		
L	Н	Н	Н	Н	Н	L		


H = HIGH Voltage Level

L = LOW Voltage Level

74VHC139


Logic Symbols The VHC plexer. The which acc vides four Each dec HIGH all as the day as

\$\bar{0}_0\$ \$\bar{0}_1\$ \$\bar{0}_2\$ \$\bar{0}_3\$ \$\bar{Q}\$ \$\bar{Q}\$ \$\bar{Q}\$ \$\bar{Q}\$ \$\bar{L}\$ \$\bar{Q}\$ \$\bar{Q}\$ \$\bar{Q}\$ \$\bar{L}\$ \$\bar{Q}\$ \$\bar{Q}\$




Functional Description

The VHC139 is a high-speed dual 2-to-4 decoder/demultiplexer. The device has two independent decoders, each of which accepts two binary weighted inputs (A_0-A_1) and provides four mutually exclusive active-LOW outputs $(\overline{O}_0-\overline{O}_3)$. Each decoder has an active-LOW enable (\overline{E}) . When \overline{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the VHC139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Figure 1, and thereby reducing the number of packages required in a logic network.



Logic Diagram



 $\overline{0}_{0a} \quad \overline{0}_{1a} \quad \overline{0}_{2a} \quad \overline{0}_{3a} \quad \overline{0}_{0b} \quad \overline{0}_{0b} \quad \overline{0}_{2b} \quad \overline{0}_{3b}$ Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



Absolute Maximum Ratings(Note 1)

 $\label{eq:leadTemperature} \begin{tabular}{ll} Lead Temperature (T_L) \\ (Soldering, 10 seconds) \end{tabular} 260 \end{tabular} C$

Recommended Operating Conditions (Note 2)

 $\begin{tabular}{lll} Supply Voltage (V_{CC}) & 2.0V to +5.5V \\ Input Voltage (V_{IN}) & 0V to +5.5V \\ Output Voltage (V_{OUT}) & 0V to V_{CC} \\ Operating Temperature (T_{OPR}) & -40^{\circ}C to +85^{\circ}C \\ Input Rise and Fall Time (t_r, t_f) & & \\ \end{tabular}$

 $V_{CC} = 3.3 V \pm 0.3 V$ 0 ~ 100 ns/V $V_{CC} = 5.0 V \pm 0.5 V$ 0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.


DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Cynnbon	i arameter	(V)	Min	Тур	Max	Min	Max	Oilles	Conditions	
V _{IH}	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 - 5.5	0.7 V _{CC}			0.7 V _{CC}		V		
V _{IL}	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 - 5.5			$0.3 \mathrm{V}_{\mathrm{CC}}$		$0.3~\mathrm{V}_{\mathrm{CC}}$	V		
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V	1	$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V	1	I _{OL} = 4 mA
		4.5			0.36		0.44	V		$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V$	or GND
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC}$	or GND

AC Electrical Characteristics


Symbol	Parameter	V _{CC} (V)	$T_A = 25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
			Min	Тур	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay	3.3 ± 0.3		7.2	11.0	1.0	13.0	no	C _L = 15 pF
t_{PHL}	A_n to \overline{O}_n			9.7	14.5	1.0	16.5	ns	C _L = 50 pF
		5.0 ± 0.5		5.0	7.2	1.0	8.5	ns	C _L = 15 pF
				6.5	9.2	1.0	10.5	115	C _L = 50 pF
t _{PLH}	Propagation Delay	3.3 ± 0.3		6.4	9.2	1.0	11.0		C _L = 15 pF
t _{PHL}	\overline{E}_n to \overline{O}_n			8.9	12.7	1.0	14.5	ns	C _L = 50 pF
		5.0 ± 0.5		4.4	6.3	1.0	7.5	ns	C _L = 15 pF
				5.9	8.3	1.0	9.5		C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance			26				pF	(Note 3)


Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/2 (per decoder).



Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com







16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com