

## Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Texas Instruments](#)  
[SN65HVD10D](#)

For any questions, you can email us directly:

[sales@integrated-circuit.com](mailto:sales@integrated-circuit.com)

## SNx5HVD1x 3.3-V RS-485 Transceivers

### 1 Features

- Operates With a 3.3-V Supply
- Bus-Pin ESD Protection Exceeds 16-kV HBM
- 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Optional Driver Output Transition Times for Signaling Rates <sup>(1)</sup> of 1 Mbps, 10 Mbps, and 32 Mbps
- Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A
- Bus-Pin Short-Circuit Protection From –7 V to 12 V
- Low-Current Standby Mode: 1  $\mu$ A, Typical
- Open-Circuit, Idle-Bus, and Shorted-Bus Failsafe Receiver
- Thermal Shutdown Protection
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
- SN75176 Footprint

### 2 Applications

- Digital Motor Control
- Utility Meters
- Chassis-to-Chassis Interconnects
- Electronic Security Stations
- Industrial Process Control
- Building Automation
- Point-of-Sale (POS) Terminals and Networks

(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

### 3 Description

The SN65HVD10, SN75HVD10, SN65HVD11, SN75HVD11, SN65HVD12, and SN75HVD12 bus transceivers combine a 3-state differential line driver and differential input line receiver that operate with a single 3.3-V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables, respectively, that can be externally connected together to function as direction control. Very low device standby supply current can be achieved by disabling the driver and the receiver.


The driver differential outputs and receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or  $V_{CC} = 0$ . These parts feature wide positive and negative common-mode voltage ranges making them suitable for party-line applications.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65HVD12	SOIC (8)	4.90 mm x 3.91 mm
SN75HVD12		
SN65HVD11		
SN75HVD12	PDIP (8)	9.81 mm x 6.35 mm
SN65HVD10		
SN75HVD10		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Typical Application Diagram



An **IMPORTANT NOTICE** at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. **PRODUCTION DATA**.

## Table of Contents

<b>1 Features</b> .....	1	9.1 Overview .....	18
<b>2 Applications</b> .....	1	9.2 Functional Block Diagram .....	18
<b>3 Description</b> .....	1	9.3 Feature Description .....	18
<b>4 Revision History</b> .....	2	9.4 Device Functional Modes .....	18
<b>5 Device Comparison Table</b> .....	3	<b>10 Application and Implementation</b> .....	20
<b>6 Pin Configuration and Functions</b> .....	3	10.1 Application Information .....	20
<b>7 Specifications</b> .....	4	10.2 Typical Application .....	21
7.1 Absolute Maximum Ratings .....	4	<b>11 Power Supply Recommendations</b> .....	24
7.2 ESD Ratings .....	4	<b>12 Layout</b> .....	24
7.3 Recommended Operating Conditions .....	4	12.1 Layout Guidelines .....	24
7.4 Thermal Information .....	5	12.2 Layout Example .....	25
7.5 Driver Electrical Characteristics .....	6	12.3 Thermal Considerations .....	25
7.6 Receiver Electrical Characteristics .....	7	<b>13 Device and Documentation Support</b> .....	27
7.7 Power Dissipation Characteristics .....	7	13.1 Device Support .....	27
7.8 Driver Switching Characteristics .....	8	13.2 Related Links .....	27
7.9 Receiver Switching Characteristics .....	9	13.3 Community Resources .....	27
7.10 Dissipation Ratings .....	9	13.4 Trademarks .....	27
7.11 Typical Characteristics .....	10	13.5 Electrostatic Discharge Caution .....	27
<b>8 Parameter Measurement Information</b> .....	12	13.6 Glossary .....	27
<b>9 Detailed Description</b> .....	18	<b>14 Mechanical, Packaging, and Orderable    Information</b> .....	28

## 4 Revision History

### Changes from Revision M (July 2013) to Revision N

	Page
• Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .....	1

### Changes from Revision L (July 2013) to Revision M

	Page
• Changed the $V_{IT+}$ TYP value From: $-0.65\text{ V}$ To: $-0.065\text{ V}$ .....	7

### Changes from Revision K (September 2011) to Revision L

	Page
• Added TYP = $-0.65\text{ V}$ to $V_{IT+}$ .....	7
• Added TYP = $-0.1\text{ V}$ to $V_{IT-}$ .....	7

### Changes from Revision J (February 2009) to Revision K


	Page
• Added new section 'LOW-POWER STANDBY MODE', in the Application Information section .....	19

## 5 Device Comparison Table

PART NUMBER		SIGNALING RATE	UNIT LOADS	T <sub>A</sub>	SOIC MARKING
SOIC <sup>(1)</sup>	PDIP				
SN65HVD10D	SN65HVD10P	32 Mbps	1/2	–40°C to 85°C	VP10
SN65HVD11D	SN65HVD11P	10 Mbps	1/8		VP11
SN65HVD12D	SN65HVD12P	1 Mbps	1/8		VP12
SN75HVD10D	SN75HVD10P	32 Mbps	1/2		VN10
SN75HVD11D	SN75HVD11P	10 Mbps	1/8	–0°C to 70°C	VN11
SN75HVD12D	SN75HVD12P	1 Mbps	1/8		VN12
SN65HVD10QD	SN65HVD10QP	32 Mbps	1/2		VP10Q
SN65HVD11QD	SN65HVD11QP	10 Mbps	1/8	–40°C to 125°C	VP11Q

(1) The D package is available as a tape and reel. Add an R suffix to the part number (that is, SN75HVD11DR) for this option.

## 6 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
A	6	Bus input/output	Driver output or receiver input (complementary to B)
B	7	Bus input/output	Driver output or receiver input (complementary to A)
D	4	Digital input	Driver data input
DE	3	Digital input	Active-high driver enable
GND	5	Reference potential	Local device ground
R	1	Digital output	Receive data output
RE	2	Digital input	Active-low receiver enable
V <sub>CC</sub>	8	Supply	3-V to 3.6-V supply

**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
 SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**

SLLS505N – FEBRUARY 2002 – REVISED JULY 2015

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted <sup>(1)</sup> <sup>(2)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.3	6	V
	Voltage at A or B	-9	14	V
	Input voltage at D, DE, R, or $\overline{RE}$	-0.5	V <sub>CC</sub> + 0.5	V
	Voltage input, transient pulse, A and B, through 100 $\Omega$ , see <a href="#">Figure 22</a>	-50	50	V
I <sub>O</sub>	Receiver output current	-11	11	mA
	Continuous total power dissipation	See <a href="#">Dissipation Ratings</a>		
T <sub>J</sub>	Junction temperature	170		
T <sub>stg</sub>	Storage temperature	145		

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Pins 5, 6, and 7	V
		All pins	$\pm 4000$	
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	All pins	
		Electrical fast transient/burst <sup>(3)</sup>	Pins 5, 6, and 7	$\pm 4000$

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) Tested in accordance with IEC 61000-4-4.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range unless otherwise noted

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.6		V
V <sub>I</sub> or V <sub>IC</sub>	Voltage at any bus terminal (separately or common mode)	-7 <sup>(1)</sup>	12		
V <sub>IH</sub>	High-level input voltage	D, DE, $\overline{RE}$	2		
V <sub>IL</sub>	Low-level input voltage	D, DE, $\overline{RE}$	0	0.8	mA
V <sub>ID</sub>	Differential input voltage	See <a href="#">Figure 18</a>	-12	12	
I <sub>OH</sub>	High-level output current	Driver	-60		mA
		Receiver	-8		
I <sub>OL</sub>	Low-level output current	Driver		60	mA
		Receiver		8	
R <sub>L</sub>	Differential load resistance	54	60		$\Omega$
C <sub>L</sub>	Differential load capacitance		50		pF
Signaling rate	HVD10			32	Mbps
	HVD11			10	
	HVD12			1	
T <sub>J</sub> <sup>(2)</sup>	Junction temperature			145	$^{\circ}\text{C}$

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

(2) See thermal characteristics table for information regarding this specification.

## 7.4 Thermal Information

THERMAL METRIC		SNx5HVD1xx		UNIT	
		D (SOIC)	P (PDIP)		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(1)</sup>	High-K board <sup>(2)</sup> , No airflow	121	°C/W	
		No airflow <sup>(3)</sup>	93		
R <sub>θJB</sub>	Junction-to-board thermal resistance	High-K board	67	°C/W	
		See <sup>(3)</sup>	57		
R <sub>θJC</sub>	Junction-to-case thermal resistance		41	55	°C/W

(1) The intent of R<sub>θJA</sub> specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.

(2) JSD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

(3) JESD51-10, Test Boards for Through-Hole Perimeter Leaded Package Thermal Measurements.

**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**

SLLS505N – FEBRUARY 2002 – REVISED JULY 2015

[www.ti.com](http://www.ti.com)

## 7.5 Driver Electrical Characteristics

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IK}$	Input clamp voltage	$I_I = -18 \text{ mA}$		-1.5		V
$ V_{OD} $	Differential output voltage <sup>(2)</sup>	$I_O = 0$		2	$V_{CC}$	V
		$R_L = 54 \Omega$ , See Figure 11		1.5		
		$V_{test} = -7 \text{ V to } 12 \text{ V}$ , See Figure 12		1.5		
$\Delta V_{OD} $	Change in magnitude of differential output voltage	See Figure 11 and Figure 12		-0.2	0.2	V
$V_{OC(PP)}$	Peak-to-peak common-mode output voltage	See Figure 13		400		mV
$V_{OC(ss)}$	Steady-state common-mode output voltage			1.4	2.5	V
$\Delta V_{OC(ss)}$	Change in steady-state common-mode output voltage			-0.05	0.05	V
$I_{OZ}$	High-impedance output current	See receiver input currents				
$I_I$	Input current	D		-100	0	$\mu\text{A}$
		DE		0	100	
$I_{OS}$	Short-circuit output current	$-7 \text{ V} \leq V_O \leq 12 \text{ V}$		-250	250	mA
$C_{(OD)}$	Differential output capacitance	$V_{OD} = 0.4 \sin(4E6\pi t) + 0.5 \text{ V}$ , DE at 0 V		16		pF
$I_{CC}$	Supply current	$\overline{RE}$ at $V_{CC}$ , D and DE at $V_{CC}$ , No load	Receiver disabled and driver enabled	9	15.5	mA
		$\overline{RE}$ at $V_{CC}$ , D at $V_{CC}$ , DE at 0 V, No load	Receiver disabled and driver disabled (standby)	1	5	$\mu\text{A}$
		$\overline{RE}$ at 0 V, D and DE at $V_{CC}$ , No load	Receiver enabled and driver enabled	9	15.5	mA

(1) All typical values are at 25°C and with a 3.3-V supply.

(2) For  $T_A > 85^\circ\text{C}$ ,  $V_{CC}$  is  $\pm 5\%$ .

## 7.6 Receiver Electrical Characteristics

over recommended operating conditions unless otherwise noted

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IT+}$ Positive-going input threshold voltage	$I_O = -8 \text{ mA}$			-0.065	-0.01	
$V_{IT-}$ Negative-going input threshold voltage	$I_O = 8 \text{ mA}$			-0.2	-0.1	V
$V_{hys}$ Hysteresis voltage ( $V_{IT+} - V_{IT-}$ )				35		mV
$V_{IK}$ Enable-input clamp voltage	$I_I = -18 \text{ mA}$			-1.5		V
$V_{OH}$ High-level output voltage	$V_{ID} = 200 \text{ mV}, I_{OH} = -8 \text{ mA}$ , see Figure 18			2.4		V
$V_{OL}$ Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_{OL} = 8 \text{ mA}$ , see Figure 18				0.4	V
$I_{OZ}$ High-impedance-state output current	$V_O = 0 \text{ or } V_{CC}, \bar{RE} \text{ at } V_{CC}$			-1	1	$\mu\text{A}$
$I_I$ Bus input current	$V_A \text{ or } V_B = 12 \text{ V}$	HVD11, HVD12, Other inputs at 0 V		0.05	0.11	
	$V_A \text{ or } V_B = 12 \text{ V}, V_{CC} = 0 \text{ V}$			0.06	0.13	
	$V_A \text{ or } V_B = -7 \text{ V}$			-0.1	-0.05	
	$V_A \text{ or } V_B = -7 \text{ V}, V_{CC} = 0 \text{ V}$			-0.05	-0.04	
	$V_A \text{ or } V_B = 12 \text{ V}$	HVD10, Other inputs at 0 V		0.2	0.5	
	$V_A \text{ or } V_B = 12 \text{ V}, V_{CC} = 0 \text{ V}$			0.25	0.5	
	$V_A \text{ or } V_B = -7 \text{ V}$			-0.4	-0.2	
	$V_A \text{ or } V_B = -7 \text{ V}, V_{CC} = 0 \text{ V}$			-0.4	-0.15	
$I_{IH}$ High-level input current, $\bar{RE}$	$V_{IH} = 2 \text{ V}$			-30	0	$\mu\text{A}$
$I_{IL}$ Low-level input current, $\bar{RE}$	$V_{IL} = 0.8 \text{ V}$			-30	0	$\mu\text{A}$
$C_{ID}$ Differential input capacitance	$V_{ID} = 0.4 \sin(4E6\pi t) + 0.5 \text{ V}$ , DE at 0 V			15		pF
$I_{CC}$ Supply current	$\bar{RE} \text{ at } 0 \text{ V}$ D and DE at 0 V No load	Receiver enabled and driver disabled		4	8	$\text{mA}$
	$\bar{RE} \text{ at } V_{CC}$ D at $V_{CC}$ DE at 0 V No load	Receiver disabled and driver disabled (standby)		1	5	$\mu\text{A}$
	$\bar{RE} \text{ at } 0 \text{ V}$ D and DE at $V_{CC}$ No load	Receiver enabled and driver enabled		9	15.5	$\text{mA}$

(1) All typical values are at 25°C and with a 3.3-V supply.

## 7.7 Power Dissipation Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_D$ Device power dissipation	$R_L = 60 \Omega, C_L = 50 \text{ pF}$ , DE at $V_{CC}$ , $\bar{RE}$ at 0 V, Input to D is a 50% duty-cycle square wave at indicated signaling rate	HVD10 (32Mbps)	198	250	
		HVD11 (10Mbps)	141	176	$\text{mW}$
		HVD12 (500 kbps)	133	161	
$T_A$ Ambient air temperature <sup>(1)</sup>	High-K board, no airflow	D pkg	-40	116	$^{\circ}\text{C}$
	No airflow <sup>(2)</sup>	P pkg	-40	123	
$T_{JSD}$ Thermal shutdown junction temperature <sup>(1)</sup>			165		$^{\circ}\text{C}$

(1) See *Thermal Characteristics of IC Packages* section for an explanation of these parameters.

(2) JESD51-10, Test Boards for Through-Hole Perimeter Leaded Package Thermal Measurements.

**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**

SLLS505N – FEBRUARY 2002 – REVISED JULY 2015

[www.ti.com](http://www.ti.com)

## 7.8 Driver Switching Characteristics

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	HVD10 HVD11 HVD12	5	8.5	16	ns
			18	25	40	
			135	200	300	
$t_{PHL}$	Propagation delay time, high-to-low-level output	HVD10 HVD11 HVD12	5	8.5	16	ns
			18	25	40	
			135	200	300	
$t_r$	Differential output signal rise time	HVD10 HVD11 HVD12	3	4.5	10	ns
			10	20	30	
			100	170	300	
$t_f$	Differential output signal fall time	HVD10 HVD11 HVD12	3	4.5	10	ns
			10	20	30	
			100	170	300	
$t_{sk(p)}$	Pulse skew ( $ t_{PHL} - t_{PLH} $ )	HVD10 HVD11 HVD12		1.5		ns
				2.5		
				7		
$t_{sk(pp)}$ <sup>(2)</sup>	Part-to-part skew	HVD10 HVD11 HVD12		6		ns
				11		
				100		
$t_{PZH}$	Propagation delay time, high-impedance-to-high-level output	HVD10 HVD11 HVD12		31		ns
				55		
				300		
$t_{PHZ}$	Propagation delay time, high-level-to-high-impedance output	HVD10 HVD11 HVD12		25		ns
				55		
				300		
$t_{PZL}$	Propagation delay time, high-impedance-to-low-level output	HVD10 HVD11 HVD12		26		ns
				55		
				300		
$t_{PLZ}$	Propagation delay time, low-level-to-high-impedance output	HVD10 HVD11 HVD12		26		ns
				75		
				400		
$t_{PZH}$	Propagation delay time, standby-to-high-level output	$R_L = 110 \Omega$ , $\overline{RE}$ at 0 V See Figure 15			6	$\mu s$
$t_{PZL}$	Propagation delay time, standby-to-low-level output	$R_L = 110 \Omega$ , $\overline{RE}$ at 3 V See Figure 16			6	$\mu s$

(1) All typical values are at 25°C and with a 3.3-V supply.

(2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

## 7.9 Receiver Switching Characteristics

over recommended operating conditions unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
$t_{PLH}$	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5$ V to 1.5 V $C_L = 15$ pF See <a href="#">Figure 19</a>	12.5	20	25	ns	
$t_{PHL}$	Propagation delay time, high-to-low-level output		12.5	20	25		
$t_{PLH}$	Propagation delay time, low-to-high-level output		30	55	70		
$t_{PHL}$	Propagation delay time, high-to-low-level output		30	55	70		
$t_{sk(p)}$	Pulse skew ( $ t_{PHL} - t_{PLH} $ )		HVD10		1.5	ns	
			HVD11		4		
			HVD12		4		
$t_{sk(pp)}$ <sup>(2)</sup>	Part-to-part skew		HVD10		8	ns	
			HVD11		15		
			HVD12		15		
$t_r$	Output signal rise time	$C_L = 15$ pF See <a href="#">Figure 19</a>	1	2	5	ns	
$t_f$	Output signal fall time		1	2	5		
$t_{PZH}^{(1)}$	Output enable time to high level	$C_L = 15$ pF, DE at 3 V See <a href="#">Figure 20</a>			15	ns	
$t_{PZL}^{(1)}$	Output enable time to low level				15		
$t_{PHZ}$	Output disable time from high level				20		
$t_{PLZ}$	Output disable time from low level				15		
$t_{PZH}^{(2)}$	Propagation delay time, standby-to-high-level output	$C_L = 15$ pF, DE at 0 See <a href="#">Figure 21</a>			6	$\mu$ s	
$t_{PZL}^{(2)}$	Propagation delay time, standby-to-low-level output				6		

(1) All typical values are at 25°C and with a 3.3-V supply

(2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

## 7.10 Dissipation Ratings

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D <sup>(2)</sup>	597 mW	4.97 mW/°C	373 mW	298 mW	100 mW
D <sup>(3)</sup>	990 mW	8.26 mW/°C	620 mW	496 mW	165 mW
P	1290 mW	10.75 mW/°C	806 mW	645 mW	215 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

(2) Tested in accordance with the Low-K thermal metric definitions of EIA/JESD51-3.







(3) Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-7.

**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**

SLLS505N – FEBRUARY 2002 – REVISED JULY 2015

[www.ti.com](http://www.ti.com)

## 7.11 Typical Characteristics



### Typical Characteristics (continued)




Figure 7. Low-Level Output Current vs Driver Low-Level Output Voltage




Figure 8. Driver Differential Output vs Free-Air Temperature




Figure 9. Driver Output Current vs Supply Voltage





Figure 10. Enable Time vs Common-Mode Voltage


**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**

SLLS505N – FEBRUARY 2002 – REVISED JULY 2015


## 8 Parameter Measurement Information




**Figure 11. Driver  $V_{OD}$  Test Circuit and Voltage and Current Definitions**




**Figure 12. Driver  $V_{OD}$  With Common-Mode Loading Test Circuit**




Input: PRR = 500 kHz, 50% Duty Cycle,  $t_r < 6$  ns,  $t_f < 6$  ns,  $Z_o = 50 \Omega$



**Figure 13. Test Circuit and Definitions for the Driver Common-Mode Output Voltage**




Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r < 6$  ns,  $t_f < 6$  ns,  $Z_o = 50 \Omega$




**Figure 14. Driver Switching Test Circuit and Voltage Waveforms**

### Parameter Measurement Information (continued)




Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r < 6$  ns,  $t_f < 6$  ns,  $Z_o = 50 \Omega$

**Figure 15. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms**



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r < 6$  ns,  $t_f < 6$  ns,  $Z_o = 50 \Omega$

**Figure 16. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms**



The time  $t_{PZL(x)}$  is the measure from DE to  $V_{OD}(x)$ .  $V_{OD}$  is valid when it is greater than 1.5 V.

**Figure 17. Driver Enable Time from DE to  $V_{OD}$**

**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**

SLLS505N – FEBRUARY 2002 – REVISED JULY 2015

### Parameter Measurement Information (continued)





Figure 18. Receiver Voltage and Current Definitions



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r < 6$  ns,  $t_f < 6$  ns,  $Z_o = 50 \Omega$






Figure 19. Receiver Switching Test Circuit and Voltage Waveforms

### Parameter Measurement Information (continued)



Generator: PRR = 500 kHz, 50% Duty Cycle, t<sub>r</sub> < 6 ns, t<sub>f</sub> < 6 ns, Z<sub>O</sub> = 50 Ω




**Figure 20. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled**

**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**


SLLS505N – FEBRUARY 2002 – REVISED JULY 2015

[www.ti.com](http://www.ti.com)


### Parameter Measurement Information (continued)



Generator: PRR = 100 kHz, 50% Duty Cycle,  $t_r < 6 \text{ ns}$ ,  $t_f < 6 \text{ ns}$ ,  $Z_o = 50 \Omega$




**Figure 21. Receiver Enable Time From Standby (Driver Disabled)**



NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.

**Figure 22. Test Circuit, Transient Over Voltage Test**

### Parameter Measurement Information (continued)



	R1/R2	R3
<b>SN65HVD10</b>	9 kW	45 kW
<b>SN65HVD11</b>	36 kW	180 kW
<b>SN65HVD12</b>	36 kW	180 kW

**Figure 23. Equivalent Input and Output Schematic Diagrams**

**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
 SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**

SLLS505N – FEBRUARY 2002 – REVISED JULY 2015


## 9 Detailed Description

### 9.1 Overview

The SN65HVD10, SN65HVD11, and SN65HVD12 are 3.3 V, half-duplex, RS-485 transceivers available in 3 speed grades suitable for data transmission up to 32 Mbps, 10 Mbps, and 1 Mbps, respectively.

These devices have active-high driver enables and active-low receiver enables. A standby current of less than 5  $\mu$ A can be achieved by disabling both driver and receiver.

### 9.2 Functional Block Diagram



### 9.3 Feature Description

Internal ESD protection circuits protect the transceiver bus terminals against  $\pm 16$ -kV Human Body Model (HBM) electrostatic discharges and  $\pm 4$ -kV electrical fast transients (EFT) according to IEC61000-4-4.

The SN65HVD1x half-duplex family provides internal biasing of the receiver input thresholds for open-circuit, bus-idle, or short-circuit failsafe conditions, and a typical receiver hysteresis of 35 mV.

### 9.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as  $V_{OD} = V_A - V_B$  is positive. When D is low, the output states reverse, B turns high, A becomes low, and  $V_{OD}$  is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground; thus, when left open, the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to  $V_{CC}$ ; thus, when left open while the driver is enabled, output A turns high and B turns low.

**Table 1. Driver Functions<sup>(1)</sup>**

INPUT	ENABLE	OUTPUTS		FUNCTION
		A	B	
H	H	H	L	Actively drive bus High
L	H	L	H	Actively drive bus Low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	H	H	L	Actively drive bus High by default

(1) H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate

When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_A - V_B$  is positive and higher than the positive input threshold,  $V_{IT+}$ , the receiver output, R, turns high. When  $V_{ID}$  is negative and lower than the negative input threshold,  $V_{IT-}$ , the receiver output, R, turns low. If  $V_{ID}$  is between  $V_{IT+}$  and  $V_{IT-}$ , the output is indeterminate.

When  $\overline{RE}$  is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

**Table 2. Receiver Functions<sup>(1)</sup>**

DIFFERENTIAL INPUT $V_{ID} = V_A - V_B$	ENABLE $\overline{RE}$	OUTPUT R	FUNCTION
$V_{ID} > V_{IT+}$	L	H	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low
X	H	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	H	Fail-safe high output
Short-circuit bus	L	H	Fail-safe high output

(1) H = high level; L = low level; Z = high impedance; X = irrelevant; ? = indeterminate

#### 9.4.1 Low-Power Standby Mode

When both the driver and receiver are disabled (DE low and  $\overline{RE}$  high) the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver or receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1  $\mu$ A. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.


## 10 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The SN65HVD10, 'HVD11, and 'HVD12 are half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.




**Figure 24. Half-Duplex Transceiver Configurations**

- Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows for selective listening into the bus traffic, whether the driver is transmitting data or not.
- Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high, and as a receiver when the direction-control line is low.
- Only one line is required when connecting the receiver-enable input to ground and controlling only the driver-enable input. In this configuration, a node not only receives the data from the bus, but also the data it sends and can verify that the correct data have been transmitted.

## 10.2 Typical Application

An RS-485 bus consists of multiple transceivers connected in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, allows for higher data rates over a longer cable length.




**Figure 25. Typical RS-485 Network With Half-Duplex Transceivers**

### 10.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

#### 10.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable may be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.



**Figure 26. Cable Length vs Data Rate Characteristic**

**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
 SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**

SLLS505N – FEBRUARY 2002 – REVISED JULY 2015

## Typical Application (continued)

### 10.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a nonterminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in [Equation 1](#).

$$L_{(STUB)} \leq 0.1 \times t_r \times v \times c$$

where

- $t_r$  is the 10/90 rise time of the driver
- $v$  is the signal velocity of the cable or trace as a factor of  $c$
- $c$  is the speed of light ( $3 \times 10^8$  m/s)

(1)

Per [Equation 1](#), [Table 3](#) lists the maximum cable-stub lengths for the minimum-driver output rise-times of the SN65HVD1x full-duplex family of transceivers for a signal velocity of 78%.

**Table 3. Maximum Stub Length**

DEVICE	MINIMUM DRIVER OUTPUT RISE TIME (ns)	MAXIMUM STUB LENGTH	
		(m)	(ft)
SN65HVD10	3	0.07	0.23
SN65HVD11	10	0.23	0.75
SN65HVD12	100	2.34	7.67

### 10.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to drive 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 kΩ. Because the SN65HVD11 and HVD12 are each 1/8 UL transceivers, it is possible to connect up to 256 receivers to the bus. The SN65HVD10 is a 1/4 UL transceiver, and up to 64 receivers may be connected to the bus.

### 10.2.1.4 Receiver Failsafe

The differential receivers of the SN65HVD1x family are failsafe to invalid bus states caused by:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving.


In any of these cases, the differential receiver will output a failsafe logic High state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the input indeterminate range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input  $V_{ID}$  is more positive than +200 mV, and must output a Low when  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{IT(+)}$  and  $V_{IT(-)}$ . As shown in [Receiver Electrical Characteristics](#), differential signals more negative than -200 mV will always cause a Low receiver output, and differential signals more positive than +200 mV will always cause a High receiver output.

When the differential input signal is close to zero, it is still above the maximum  $V_{IT(+)}$  threshold of -10 mV, and the receiver output will be High.

### 10.2.2 Detailed Design Procedure

To protect bus nodes against high-energy transients, the implementation of external transient protection devices is therefore necessary. **Figure 27** shows a protection circuit against 10-kV ESD (IEC 61000-4-2), 4-kV EFT (IEC 61000-4-4), and 1-kV surge (IEC 61000-4-5) transients.




**Figure 27. Transient Protection Against ESD, EFT, and Surge Transients**

**Table 4. Bill of Materials**

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	3.3-V, full-duplex RS-485 transceiver	SN65HVD1xD	TI
R1, R2	10-Ω, pulse-proof, thick-film resistor	CRCW0603010RJNEAHP	Vishay
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns

### 10.2.3 Application Curve

**Figure 28** demonstrates operation of the SN65HVD12 at a signaling rate of 250 kbps. Two SN65HVD12 transceivers are used to transmit data through a 2,000 foot (600 m) segment of Commscope 5524 category 5e+ twisted pair cable. The bus is terminated at each end by a 100-Ω resistor, matching the cable characteristic impedance.



**Figure 28. SN65HVD12 Input and Output Through 2000 Feet of Cable**

**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**

SLLS505N – FEBRUARY 2002 – REVISED JULY 2015

## 11 Power Supply Recommendations

To assure reliable operation at all data rates and supply voltages, each supply must be buffered with a 100-nF ceramic capacitor located as close to the supply pins as possible. The TPS76333 linear voltage regulator is suitable for the 3.3-V supply.

## 12 Layout

### 12.1 Layout Guidelines

On-chip IEC-ESD protection is sufficient for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices.

Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high-frequency layout techniques must be applied during PCB design.

1. Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
2. Use  $V_{CC}$  and ground planes to provide low-inductance. Note that high-frequency currents follow the path of least inductance and not the path of least impedance.
3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
4. Apply 100-nF to 220-nF bypass capacitors as close as possible to the  $V_{CC}$  pins of transceiver, UART, and controller ICs on the board.
5. Use at least two vias for  $V_{CC}$  and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
6. Use 1-k $\Omega$  to 10-k $\Omega$  pull-up or pull-down resistors for enable lines to limit noise currents in these lines during transient events.
7. Insert pulse-proof series resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

## 12.2 Layout Example




Figure 29. SN65HVD1x Layout Example

## 12.3 Thermal Considerations

### 12.3.1 Thermal Characteristics of IC Packages

**R<sub>θJA</sub> (Junction-to-Ambient Thermal Resistance)** is defined as the difference in junction temperature to ambient temperature divided by the operating power.

R<sub>θJA</sub> is not a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

R<sub>θJA</sub> can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. R<sub>θJA</sub> is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best case in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in R<sub>θJA</sub> can be measured between these two test cards.

**R<sub>θJC</sub> (Junction-to-Case Thermal Resistance)** is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.


R<sub>θJC</sub> is a useful thermal characteristic when a heatsink is applied to package. It is not a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with R<sub>θJB</sub> in 1-dimensional thermal simulation of a package system.

**R<sub>θJB</sub> (Junction-to-Board Thermal Resistance)** is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. R<sub>θJB</sub> is only defined for the high-k test card.

R<sub>θJB</sub> provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGAs with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see Figure 30.

**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**

SLLS505N – FEBRUARY 2002 – REVISED JULY 2015

[www.ti.com](http://www.ti.com)**Thermal Considerations (continued)****Figure 30. PCB Thermal Resistances**

## 13 Device and Documentation Support

### 13.1 Device Support

#### 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 5. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN65HVD12	<a href="#">Click here</a>				
SN75HVD12	<a href="#">Click here</a>				
SN65HVD11	<a href="#">Click here</a>				
SN65HVD11Q	<a href="#">Click here</a>				
SN75HVD11	<a href="#">Click here</a>				
SN65HVD10	<a href="#">Click here</a>				
SN65HVD10Q	<a href="#">Click here</a>				
SN75HVD10	<a href="#">Click here</a>				

### 13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 13.5 Electrostatic Discharge Caution

 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.6 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

**SN65HVD10, SN65HVD10Q, SN75HVD10, SN65HVD11  
SN65HVD12, SN75HVD12, SN65HVD11Q, SN75HVD11**

SLLS505N – FEBRUARY 2002 – REVISED JULY 2015

[www.ti.com](http://www.ti.com)

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD10D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	<a href="#">Samples</a>
SN65HVD10DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	<a href="#">Samples</a>
SN65HVD10DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	<a href="#">Samples</a>
SN65HVD10DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP10	<a href="#">Samples</a>
SN65HVD10P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD10	<a href="#">Samples</a>
SN65HVD10QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	<a href="#">Samples</a>
SN65HVD10QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	<a href="#">Samples</a>
SN65HVD10QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	<a href="#">Samples</a>
SN65HVD10QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP10Q	<a href="#">Samples</a>
SN65HVD11D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	<a href="#">Samples</a>
SN65HVD11DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	<a href="#">Samples</a>
SN65HVD11DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	<a href="#">Samples</a>
SN65HVD11DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP11	<a href="#">Samples</a>
SN65HVD11P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD11	<a href="#">Samples</a>
SN65HVD11PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD11	<a href="#">Samples</a>
SN65HVD11QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	<a href="#">Samples</a>
SN65HVD11QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD11QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VP11Q	<a href="#">Samples</a>
SN65HVD11QDRG4	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125		<a href="#">Samples</a>
SN65HVD12D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	<a href="#">Samples</a>
SN65HVD12DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	<a href="#">Samples</a>
SN65HVD12DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	<a href="#">Samples</a>
SN65HVD12DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP12	<a href="#">Samples</a>
SN65HVD12P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD12	<a href="#">Samples</a>
SN65HVD12PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65HVD12	<a href="#">Samples</a>
SN75HVD10D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	<a href="#">Samples</a>
SN75HVD10DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	<a href="#">Samples</a>
SN75HVD10DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	<a href="#">Samples</a>
SN75HVD10DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN10	<a href="#">Samples</a>
SN75HVD10P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75HVD10	<a href="#">Samples</a>
SN75HVD11D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	<a href="#">Samples</a>
SN75HVD11DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	<a href="#">Samples</a>
SN75HVD11DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	<a href="#">Samples</a>
SN75HVD11DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN11	<a href="#">Samples</a>
SN75HVD12D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75HVD12DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	<a href="#">Samples</a>
SN75HVD12DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	<a href="#">Samples</a>
SN75HVD12DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	VN12	<a href="#">Samples</a>
SN75HVD12P	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75HVD12	<a href="#">Samples</a>
SN75HVD12PE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75HVD12	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**OTHER QUALIFIED VERSIONS OF SN65HVD10, SN65HVD11, SN65HVD12 :**

- Enhanced Product: [SN65HVD10-EP](#), [SN65HVD12-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications


**TAPE AND REEL INFORMATION**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD10QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD11QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD10DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75HVD12DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD10DR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD10QDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD11DR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD11QDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD12DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD10DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD11DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75HVD12DR	SOIC	D	8	2500	340.5	338.1	20.6

## MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



4040082/E 04/2010


NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.

## MECHANICAL DATA

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.

D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.

E. Reference JEDEC MS-012 variation AA.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)