# **Power MOSFET**

# 100 V, 20 m $\Omega$ , 41 A, Single N–Channel

## Features

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- High Current Capability
- Avalanche Energy Specified
- AEC-Q101 Qualified
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

<b>MAXIMUM RATINGS</b> $(I_J = 25^{\circ} \text{C} \text{ unless otherwise noted})$							
Param	Symbol	Value	Unit				
Drain-to-Source Voltage			V <sub>DSS</sub>	100	V		
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V		
Continuous Drain Cur-		$T_{C} = 25^{\circ}C$	I <sub>D</sub>	41	А		
rent R <sub>θJC</sub> (Note 1)	Steady	$T_{C} = 100^{\circ}C$		29			
Power Dissipation $R_{\theta JC}$	State	$T_{\rm C} = 25^{\circ}{\rm C}$	PD	90	W		
(Note 1)		$T_{C} = 100^{\circ}C$		45			
Continuous Drain Cur-		$T_A = 25^{\circ}C$	Ι <sub>D</sub>	8.5	А		
rent $R_{\theta JA}$ (Notes 1 & 2)	Steady State	$T_A = 100^{\circ}C$		6.0			
Power Dissipation $R_{\theta JA}$		T <sub>A</sub> = 25°C	PD	3.9	W		
(Notes 1 & 2)		$T_A = 100^{\circ}C$		1.9			
Pulsed Drain Current	T <sub>A</sub> = 25°	C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	238	А		
Current Limited by Package (Note 3)	T <sub>A</sub>	= 25°C	I <sub>Dmaxpkg</sub>	60	А		
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to 175	°C		
Source Current (Body Die	I <sub>S</sub>	41	А				
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, V <sub>GS</sub> = 10 V, $I_{L(pk)} = 40 \text{ A}, L = 0.1 \text{ mH}, R_G = 25 \Omega$ )			E <sub>AS</sub>	80	mJ		
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Drain)	$R_{\theta JC}$	1.7	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	39	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.


 Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



# **ON Semiconductor®**


### http://onsemi.com

V <sub>(BR)DSS</sub> R <sub>DS(on)</sub>		I <sub>D</sub>
100 V	20 mΩ @ 10 V	41 A
	23 mΩ @ 4.5 V	41 A





### MARKING DIAGRAMS & PIN ASSIGNMENT



### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NVD6824NLT4G	DPAK (Pb–Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 $\mu$ A		100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				92		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$			1.0	μA
		$V_{\rm DS} = 100 \text{ V}$ $T_{\rm J} = 125^{\circ}\text{C}$				100	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 250 μA	1.5		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-6.5		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>E</sub>	<sub>0</sub> = 20 A		16.5	20	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>I</sub>	<sub>D</sub> = 20 A		18.5	23	1
Forward Transconductance	gFS	V <sub>DS</sub> = 15 V, I <sub>E</sub>	) = 20 A		18		S
CHARGES, CAPACITANCES AND GA	TE RESISTANCE	S			•		
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V			3468		pF
Output Capacitance	C <sub>oss</sub>				187		
Reverse Transfer Capacitance	C <sub>rss</sub>				133		1
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 80 V, I <sub>D</sub> = 20 A			34		nC
		$V_{GS} = 10 \text{ V}, V_{DS} = 80 \text{ V}, I_D = 20 \text{ A}$			66		
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 80 V, I <sub>D</sub> = 20 A			3.5		
Gate-to-Source Charge	Q <sub>GS</sub>				9.0		
Gate-to-Drain Charge	Q <sub>GD</sub>				18		
SWITCHING CHARACTERISTICS (Not	ie 5)						
Turn-On Delay Time	t <sub>d(on)</sub>				15		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>D</sub>	<sub>D</sub> = 80 V,		55		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_{\rm D} = 20 \text{ A}, \text{ R}_{\rm G} = 2.5 \Omega$			31		
Fall Time	t <sub>f</sub>				42		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						•
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V,$	$T_J = 25^{\circ}C$		0.84	1.2	V
		I <sub>S</sub> = 20 A	T <sub>J</sub> = 125°C		0.71		1
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dls/dt = 100 A/µs, I <sub>S</sub> = 20 A			38		ns
Charge Time	ta				28		1
Discharge Time	tb				10		1
Reverse Recovery Charge	Q <sub>RR</sub>				59		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


#### 100 100 3.8 V 4.5 V $V_{GS} = 10 V$ 80 TJ = 25°C 80 $V_{DS} \geq 10 \ V$ ID, DRAIN CURRENT (A) ID, DRAIN CURRENT (A) 3.6 V 60 60 3.4 V 40 40 T<sub>J</sub> = 25°℃ 3.2 V 3.0 V 20 20 T<sub>J</sub> = 125° 2.8 V -55°C Τ. 0 0 2 3 4 5 2.0 2.5 3.0 3.5 4.0 0 V<sub>DS</sub>, DRAIN-TO-SOURCE (V) V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V) Figure 1. On-Region Characteristics Figure 2. Transfer Characteristics B<sup>DS(on)</sup>, DRAIN-TO-SOURCE RESISTANCE (2) $R_{DS(on)}$ , DRAIN-TO-SOURCE RESISTANCE ( $\Omega$ ) 0.030 0.024 I<sub>D</sub> = 20 A T<sub>J</sub> = 25°C T<sub>J</sub> = 25°C 0.022 V<sub>GS</sub> = 4.5 V 0.025 0.020 0.020 V<sub>GS</sub> = 10 V 0.018 0.015 0.016 0.014 0.010 2 6 30 4 8 10 20 40 50 60 70 80 90 100 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V) I<sub>D</sub>, DRAIN CURRENT (A) Figure 3. On-Resistance vs. Gate Voltage Figure 4. On-Resistance vs. Drain Current and Gate Voltage 2.8 100 k $V_{GS} = 0 V$ $I_{D} = 20 \text{ A}$ R<sub>DS(on)</sub>, DRAIN-TO-SOURCE RESISTANCE (Normalized) 2.4 V<sub>GS</sub> = 10 V I<sub>DSS</sub>, LEAKAGE (nA) 2.0 T<sub>J</sub> = 150°C 10 k 1.6 1.2 T<sub>J</sub> = 125°C 0.8 0.4 11 -50 -25 50 75 125 20 40 60 70 80 0 25 100 150 175 30 50 90 100 10 TJ, JUNCTION TEMPERATURE (°C) V<sub>DS</sub>, DRAIN-TO-SOURCE (V) Figure 5. On-Resistance Variation with Figure 6. Drain-to-Source Leakage Current

### **TYPICAL CHARACTERISTICS**

vs. Voltage


Temperature

### **TYPICAL CHARACTERISTICS**



Safe Operating Area


### **TYPICAL CHARACTERISTICS**





### PACKAGE DIMENSIONS

**DPAK (SINGLE GAUGE)** CASE 369C ISSUE D




NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME
- Y14.5M, 1994.
  2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
- A DIMENSIONS DAND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY. 6. DATUMS A AND B ARE DETERMINED AT DATUM
  - PLANE H

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
с	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29	2.29 BSC	
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108	REF	2.74	REF	
L2	0.020	BSC	0.51	BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without imitation special, consequential or incidental damages. Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative