

## Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Active-Semi International Inc.](#)  
[ACT8890](#)

For any questions, you can email us directly:  
[sales@integrated-circuit.com](mailto:sales@integrated-circuit.com)



# ACT8890

Rev 1, 05-Sep-13

## Advanced PMU for Portable Handheld Equipment

### FEATURES

- Three Step-Down DC/DC Converters
- Four Low-Dropout Linear Regulators
- I<sup>2</sup>C™ Serial Interface
- Advanced Enable/Disable Sequencing Controller
- Minimal External Components
- Tiny 4×4mm TQFN44-32 Package
  - 0.75mm Package Height
  - Pb-Free and RoHS Compliant

### GENERAL DESCRIPTION


The ACT8890 is a complete, cost effective, highly-efficient *ActivePMU™* power management solution, for portable handheld equipment such as Smartphones, Mobile Internet Devices (MID), eBooks and etc.

This device features three step-down DC/DC converters and four low-noise, low-dropout linear regulators.

The three DC/DC converters utilize a high-efficiency, fixed-frequency (2MHz), current-mode PWM control architecture that requires a minimum number of external components. Two DC/DCs are capable of supplying up to 1150mA of output current, while the third supports up to 1300mA. All four low-dropout linear regulators are high-performance, low-noise, regulators that supply up to 320mA each.

The ACT8890 is available in a compact, Pb-Free and RoHS-compliant TQFN44-32 package.

### SYSTEM BLOCK DIAGRAM






## TABLE OF CONTENTS

General Information .....	p. 01
Functional Block Diagram .....	p. 03
Ordering Information .....	p. 04
Pin Configuration .....	p. 04
Pin Descriptions .....	p. 05
Absolute Maximum Ratings .....	p. 07
I <sup>2</sup> C Interface Electrical Characteristics .....	p. 08
Global Register Map .....	p. 09
Register and Bit Descriptions .....	p. 10
System Control Electrical Characteristics .....	p. 13
Step-Down DC/DC Electrical Characteristics .....	p. 14
Low-Noise LDO Electrical Characteristics .....	p. 15
Typical Performance Characteristics .....	p. 16
System control information .....	p. 21
Control Signals .....	p. 21
Functional Description .....	p. 22
I <sup>2</sup> C Interface .....	p. 22
Thermal Shutdown .....	p. 22
Step-Down DC/DC Regulators .....	p. 23
General Description .....	p. 23
100% Duty Cycle Operation .....	p. 23
Synchronous Rectification .....	p. 23
Soft-Start .....	p. 23
Compensation .....	p. 23
Configuration Options .....	p. 23
Output OK[ ] .....	p. 24
PCB Layout Considerations .....	p. 24
Low-Noise, Low-Dropout Linear Regulators .....	p. 25
General Description .....	p. 25
Output Current Limit .....	p. 25
Compensation .....	p. 25
Configuration Options .....	p. 25
Output OK[ ] .....	p. 25
PCB Layout Considerations .....	p. 25
TQFN44-32 Package Outline and Dimensions .....	p. 26

**FUNCTIONAL BLOCK DIAGRAM**




**ORDERING INFORMATION<sup>①②</sup>**

PART NUMBER	V <sub>OUT1</sub>	V <sub>OUT2</sub>	V <sub>OUT3</sub>	V <sub>OUT4</sub>	V <sub>OUT5</sub>	V <sub>OUT6</sub>	V <sub>OUT7</sub>	PACKAGE	PINS	TEMPERATURE RANGE
ACT8890Q4I133-T	3.3V	1.3V	1.3V	1.2V	1.2V	1.2V	3.3V	TQFN44-32	32	-40°C to +85°C
ACT8890Q4I233-T	1.2V	1.5V	1.2V	1.2V	3.0V	3.0V	1.8V	TQFN44-32	32	-40°C to +85°C
ACT8890Q4I234-T	1.8V	3.0V	1.2V	1.2V	3.0V	3.3V	2.5V	TQFN44-32	32	-40°C to +85°C


①: All Active-Semi components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.

②: Standard product options are identified in this table. Contact factory for custom options, minimum order quantity is 12,000 units.



**PIN CONFIGURATION**

TOP VIEW



Thin - QFN (TQFN44-32)

## PIN DESCRIPTIONS

PIN	NAME	DESCRIPTION
1	OUT1	Output Feedback Sense for REG1. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
2	GA	Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP1, GP2 and GP3 together at a single point as close to the IC as possible.
3	OUT4	Output Voltage for REG4. Capable of delivering up to 320mA of output current. Connect a 3.3 $\mu$ F ceramic capacitor from OUT4 to GA. The output is discharged to GA with 1.5k $\Omega$ resistor when disabled.
4	OUT5	Output Voltage for REG5. Capable of delivering up to 320mA of output current. Connect a 3.3 $\mu$ F ceramic capacitor from OUT5 to GA. The output is discharged to GA with 1.5k $\Omega$ resistor when disabled.
5	INL45	Power Input for REG4 and REG5. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible.
6	INL67	Power Input for REG6 and REG7. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible.
7	OUT6	Output Voltage for REG6. Capable of delivering up to 320mA of output current. Connect a 3.3 $\mu$ F ceramic capacitor from OUT6 to GA. The output is discharged to GA with 1.5k $\Omega$ resistor when disabled.
8	OUT7	Output Voltage for REG7. Capable of delivering up to 320mA of output current. Connect a 3.3 $\mu$ F ceramic capacitor from OUT7 to GA. The output is discharged to GA with 1.5k $\Omega$ resistor when disabled.
9	ON6	Enable Input for REG6. Drive to VP1 or a logic high to enable REG6. Drive to GA to disable.
10	ON7	Enable Input for REG7. Drive to VP1 or a logic high to enable REG7. Drive to GA to disable.
11	nRSTO	Active Low Reset Output. See the <i>nRSTO Output</i> section for more information.
12	ON45	Enable Input for REG4 and REG5. Drive to VP1 or a logic high to enable REG4 and REG5. Drive to GA to disable.
13	ON1	Enable Input for REG1. Drive to VP1 or a logic high to enable REG1. Drive to GA to disable.
14	GP3	Power Ground for REG3. Connect GA, GP1, GP2, and GP3 together at a single point as close to the IC as possible.
15	SW3	Switching Node Output for REG3. Connect this pin to the switching end of the inductor.
16	VP3	Power Input for REG3. Bypass to GP3 with a high quality ceramic capacitor placed as close to the IC as possible.
17	ON3	Enable Input for REG3. Drive to VP1 or a logic high to enable REG3. Drive to GA to disable.
18	NC1	Not Connected. Not internally connected.
19	OUT3	Output Feedback Sense for REG3. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
20	ON2	Enable Input for REG2. Drive to VP1 or a logic high to enable REG2. Drive to GA to disable.
21	SCL	Clock Input for I <sup>2</sup> C Serial Interface.
22	SDA	Data Input for I <sup>2</sup> C Serial Interface. Data is read on the rising edge of SCL.



**ACT8890**  
 Rev 1, 05-Sep-13

## PIN DESCRIPTIONS CONT'D

PIN	NAME	DESCRIPTION
23	VDDREF	Power supply for the internal reference. Connect this pin directly to the system power supply. Bypass VDDREF to GA with a 1 $\mu$ F capacitor placed as close to the IC as possible. Star connection with VP1, VP2 and VP3 preferred.
24	OUT2	Output Feedback Sense for REG2. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
25	NC2	Not Connected. Not internally connected.
26	VP2	Power Input for REG2 and System Control. Bypass to GP2 with a high quality ceramic capacitor placed as close to the IC as possible.
27	SW2	Switching Node Output for REG2. Connect this pin to the switching end of the inductor.
28	GP2	Power Ground for REG2. Connect GA, GP1, GP2 and GP3 together at a single point as close to the IC as possible.
29	GP1	Power Ground for REG1. Connect GA, GP1, GP2 and GP3 together at a single point as close to the IC as possible.
30	SW1	Switching Node Output for REG1. Connect this pin to the switching end of the inductor.
31	VP1	Power Input for REG1. Bypass to GP1 with a high quality ceramic capacitor placed as close to the IC as possible.
32	REFBP	Reference Bypass. Connect a 0.047 $\mu$ F ceramic capacitor from REFBP to GA. This pin is discharged to GA in shutdown.
EP	EP	Exposed Pad. Must be soldered to ground on PCB.

## ABSOLUTE MAXIMUM RATINGS<sup>①</sup>

PARAMETER	VALUE	UNIT
VP1 to GP1, VP2 to GP2, VP3 to GP3	-0.3 to + 6	V
INL, VDDREF to GA	-0.3 to + 6	V
SCL, SDA, REFBP, ON1, ON2, ON3, ON45, ON6, ON7 to GA	-0.3 to (V <sub>VDDREF</sub> + 0.3)	V
nRSTO to GA	-0.3 to + 6	V
SW1, OUT1 to GP1	-0.3 to (V <sub>VP1</sub> + 0.3)	V
SW2, OUT2 to GP2	-0.3 to (V <sub>VP2</sub> + 0.3)	V
SW3, OUT3 to GP3	-0.3 to (V <sub>VP3</sub> + 0.3)	V
OUT4, OUT5, OUT6, OUT7 to GA	-0.3 to (V <sub>INL</sub> + 0.3)	V
GP1, GP2, GP3 to GA	-0.3 to + 0.3	V
Junction to Ambient Thermal Resistance ( $\theta_{JA}$ )	27.5	°C/W
Operating Ambient Temperature	-40 to 85	°C
Maximum Junction Temperature	125	°C
Storage Temperature	-65 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C

①: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.




## I<sup>2</sup>C INTERFACE ELECTRICAL CHARACTERISTICS

(V<sub>VP1</sub> = V<sub>VP2</sub> = V<sub>VP3</sub> = 3.6V, T<sub>A</sub> = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCL, SDA Input Low	V <sub>VDDREF</sub> = 3.1V to 5.5V, T <sub>A</sub> = -40°C to 85°C			0.35	V
SCL, SDA Input High	V <sub>VDDREF</sub> = 3.1V to 5.5V, T <sub>A</sub> = -40°C to 85°C	1.55			V
SDA Leakage Current				1	μA
SCL Leakage Current			1	2	μA
SDA Output Low	I <sub>OL</sub> = 5mA			0.35	V
SCL Clock Period, t <sub>SCL</sub>		1.5			μs
SDA Data Setup Time, t <sub>SU</sub>		100			ns
SDA Data Hold Time, t <sub>HD</sub>		300			ns
Start Setup Time, t <sub>ST</sub>	For Start Condition	100			ns
Stop Setup Time, t <sub>SP</sub>	For Stop Condition	100			ns

**Figure 1:**  
I<sup>2</sup>C Compatible Serial Bus Timing



## GLOBAL REGISTER MAP

OUTPUT	ADDRESS		BITS								
			D7	D6	D5	D4	D3	D2	D1	D0	
SYS	0x00	NAME	TRST	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
		DEFAULT <sup>①</sup>	0	1	0	R	0	1	1	1	
SYS	0x01	NAME	Reserved	Reserved	Reserved	Reserved	SCRATCH	SCRATCH	SCRATCH	SCRATCH	
		DEFAULT <sup>①</sup>	0	0	0	0	0	0	0	0	
REG1	0x20	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]	
		DEFAULT <sup>①</sup>	0	0	1	1	1	0	0	1	
REG1	0x22	NAME	ON	PHASE	MODE	Reserved	Reserved	Reserved	Reserved	OK	
		DEFAULT <sup>①</sup>	0	0	0	0	0	0	0	R	
REG2	0x30	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]	
		DEFAULT <sup>①</sup>	0	0	0	1	1	0	1	0	
REG2	0x32	NAME	ON	PHASE	MODE	Reserved	Reserved	Reserved	Reserved	OK	
		DEFAULT <sup>①</sup>	0	0	0	0	0	0	0	R	
REG3	0x40	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]	
		DEFAULT <sup>①</sup>	0	0	0	1	1	0	1	0	
REG3	0x42	NAME	ON	Reserved	MODE	Reserved	Reserved	Reserved	Reserved	OK	
		DEFAULT <sup>①</sup>	0	0	0	0	0	0	0	R	
REG4	0x50	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]	
		DEFAULT <sup>①</sup>	0	0	0	1	1	0	0	0	
REG4	0x51	NAME	ON	DIS	LOWIQ	Reserved	Reserved	Reserved	Reserved	OK	
		DEFAULT <sup>①</sup>	0	1	0	0	0	0	0	R	
REG5	0x54	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]	
		DEFAULT <sup>①</sup>	0	0	0	1	1	0	0	0	
REG5	0x55	NAME	ON	DIS	LOWIQ	Reserved	Reserved	Reserved	Reserved	OK	
		DEFAULT <sup>①</sup>	0	1	0	0	0	0	0	R	
REG6	0x60	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]	
		DEFAULT <sup>①</sup>	0	0	0	1	1	0	0	0	
REG6	0x61	NAME	ON	DIS	LOWIQ	Reserved	Reserved	Reserved	Reserved	OK	
		DEFAULT <sup>①</sup>	0	1	0	0	0	0	0	R	
REG7	0x64	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]	
		DEFAULT <sup>①</sup>	0	0	1	1	1	0	0	1	
REG7	0x65	NAME	ON	DIS	LOWIQ	Reserved	Reserved	Reserved	Reserved	OK	
		DEFAULT <sup>①</sup>	0	1	0	0	0	0	0	R	

①: Default values of ACT8890Q41133-T.

## REGISTER AND BIT DESCRIPTIONS

Table 1:  
 Global Register Map

OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
SYS	0x00	[7]	TRST	R/W	Reset Timer Setting. Defines the reset time-out threshold. Reset time-out is 65ms when value is 1, reset time-out is 260ms when value is 0. See <i>nRSTO Output</i> section for more information.
SYS	0x00	[6:0]	-	R	Reserved.
SYS	0x01	[7:4]	-	R/W	Reserved.
SYS	0x01	[3:0]	SCRATCH	R/W	Scratchpad Bits. Non-functional bits, maybe be used by user to store system status information. Volatile bits, which are cleared upon system shutdown.
REG1	0x20	[7:6]	-	R	Reserved.
REG1	0x20	[5:0]	VSET	R/W	Primary Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG1	0x22	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG1	0x22	[6]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for regulator to operate 180° out of phase with the oscillator, clear bit to 0 for regulator to operate in phase with the oscillator.
REG1	0x22	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transition to power-savings mode under light-load conditions.
REG1	0x22	[4:1]	-	R	Reserved.
REG1	0x22	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG2	0x30	[7:6]	-	R	Reserved.
REG2	0x30	[5:0]	VSET	R/W	Primary Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG2	0x32	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG2	0x32	[6]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for regulator to operate 180° out of phase with the oscillator, clear bit to 0 for regulator to operate in phase with the oscillator.

## REGISTER AND BIT DESCRIPTIONS CONT'D

OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG2	0x32	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transition to power-savings mode under light-load conditions.
REG2	0x32	[4:1]	-	R	Reserved.
REG2	0x32	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG3	0x40	[7:6]	-	R	Reserved.
REG3	0x40	[5:0]	VSET	R/W	Primary Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG3	0x42	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG3	0x42	[6]	-	R	Reserved.
REG3	0x42	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to power-savings mode under light-load conditions.
REG3	0x42	[4:1]	-	R	Reserved.
REG3	0x42	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG4	0x50	[7:6]	-	R	Reserved.
REG4	0x50	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG4	0x51	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG4	0x51	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5kΩ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG4	0x51	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG4	0x51	[4:1]	-	R	Reserved.
REG4	0x51	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG5	0x54	[7:6]	-	R	Reserved.
REG5	0x54	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG5	0x55	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG5	0x55	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5kΩ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG5	0x55	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG5	0x55	[4:1]	-	R	Reserved.
REG5	0x55	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.

## REGISTER AND BIT DESCRIPTIONS CONT'D

OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG6	0x60	[7:6]	-	R	Reserved.
REG6	0x60	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG6	0x61	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG6	0x61	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5kΩ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG6	0x61	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG6	0x61	[4:1]	-	R	Reserved.
REG6	0x61	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG7	0x64	[7:6]	-	R	Reserved.
REG7	0x64	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG7	0x65	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG7	0x65	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5kΩ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG7	0x65	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG7	0x65	[4:1]	-	R	Reserved.
REG7	0x65	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.

## SYSTEM CONTROL ELECTRICAL CHARACTERISTICS

( $V_{VP1} = V_{VP2} = V_{VP3} = 3.6V$ ,  $T_A = 25^\circ C$ , unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range		2.7		5.5	V
UVLO Threshold Voltage	$V_{VDDREF}$ Rising	2.2	2.45	2.65	V
UVLO Hysteresis	$V_{VDDREF}$ Falling		200		mV
Supply Current	REG1, REG2, REG3, REG4, REG5, REG6 and REG7 Enabled		420		$\mu A$
Shutdown Supply Current	All Regulators Disabled		1.5	3.0	$\mu A$
Oscillator Frequency		1.8	2	2.2	MHz
Logic High Input Voltage <sup>①</sup>		1.4			V
Logic Low Input Voltage				0.4	V
Leakage Current	$V_{nRSTO} = 4.2V$			1	$\mu A$
Low Level Output Voltage <sup>②</sup>	nRSTO. $I_{SINK} = 5mA$			0.35	V
nRSTO Delay			260 <sup>③</sup>		ms
Thermal Shutdown Temperature	Temperature rising		160		$^\circ C$
Thermal Shutdown Hysteresis			20		$^\circ C$

①: ON1, ON2, ON3, ON45, ON6, ON7 are logic inputs.

②: nRSTO are open drain outputs.

③: Typical value shown. Actual value may vary from 227.9ms to 291.2ms.

## STEP-DOWN DC/DC ELECTRICAL CHARACTERISTICS

( $V_{VP1} = V_{VP2} = V_{VP3} = 3.6V$ ,  $T_A = 25^\circ C$ , unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.7		5.5	V
UVLO Threshold	Input Voltage Rising	2.5	2.6	2.7	V
UVLO Hysteresis	Input Voltage Falling		100		mV
Quiescent Supply Current	Regulator Enabled		65	90	$\mu A$
Shutdown Current	$V_{VP} = 5.5V$ , Regulator Disabled		0	1	$\mu A$
Output Voltage Accuracy	$V_{OUT} \geq 1.2V$ , $I_{OUT} = 10mA$	-1%	$V_{NOM}^{\textcircled{1}}$	1%	V
	$V_{OUT} < 1.2V$ , $I_{OUT} = 10mA$	-2%	$V_{NOM}^{\textcircled{1}}$	2%	
Line Regulation	$V_{VP} = \text{Max}(V_{NOM}^{\textcircled{1}} + 1, 3.2V)$ to 5.5V		0.15		%/V
Load Regulation	$I_{OUT} = 10mA$ to $I_{MAX}^{\textcircled{2}}$		0.0017		%/mA
Power Good Threshold	$V_{OUT}$ Rising		93		% $V_{NOM}$
Power Good Hysteresis	$V_{OUT}$ Falling		2		% $V_{NOM}$
Oscillator Frequency	$V_{OUT} \geq 20\%$ of $V_{NOM}$	1.8	2	2.2	MHz
	$V_{OUT} = 0V$		500		kHz
Soft-Start Period			400		$\mu s$
Minimum On-Time			75		ns
<b>REG1</b>					
Maximum Output Current		1.15			A
Current Limit		1.5	1.8	2.1	A
PMOS On-Resistance	$I_{SW1} = -100mA$		0.16		$\Omega$
NMOS On-Resistance	$I_{SW1} = 100mA$		0.16		$\Omega$
SW1 Leakage Current	$V_{VP1} = 5.5V$ , $V_{SW1} = 0$ or 5.5V		0	1	$\mu A$
<b>REG2</b>					
Maximum Output Current		1.15			A
Current Limit		1.5	1.8	2.1	A
PMOS On-Resistance	$I_{SW2} = -100mA$		0.16		$\Omega$
NMOS On-Resistance	$I_{SW2} = 100mA$		0.16		$\Omega$
SW2 Leakage Current	$V_{VP2} = 5.5V$ , $V_{SW2} = 0$ or 5.5V		0	1	$\mu A$
<b>REG3</b>					
Maximum Output Current		1.3			A
Current Limit		1.7	2.1	2.5	A
PMOS On-Resistance	$I_{SW3} = -100mA$		0.16		$\Omega$
NMOS On-Resistance	$I_{SW3} = 100mA$		0.16		$\Omega$
SW3 Leakage Current	$V_{VP3} = 5.5V$ , $V_{SW3} = 0$ or 5.5V		0	1	$\mu A$

$\textcircled{1}$ :  $V_{NOM}$  refers to the nominal output voltage level for  $V_{OUT}$  as defined by the *Ordering Information* section.

$\textcircled{2}$ :  $I_{MAX}$  Maximum Output Current.

## LOW-NOISE LDO ELECTRICAL CHARACTERISTICS

( $V_{INL} = 3.6V$ ,  $C_{OUT4} = C_{OUT5} = C_{OUT6} = C_{OUT7} = 3.3\mu F$ ,  $LOWIQ[ ] = [0]$ ,  $T_A = 25^\circ C$ , unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.5		5.5	V
Output Voltage Accuracy	$V_{OUT} \geq 1.2V$ , $T_A = 25^\circ C$ , $I_{OUT} = 10mA$	-1%	$V_{NOM}^{\textcircled{1}}$	2%	V
	$V_{OUT} < 1.2V$ , $T_A = 25^\circ C$ , $I_{OUT} = 10mA$	-2%	$V_{NOM}^{\textcircled{1}}$	4%	
Line Regulation	$V_{INL} = \text{Max}(V_{OUT} + 0.5V, 3.6V)$ to 5.5V $LOWIQ[ ] = [0]$		0.05		mV/V
	$V_{INL} = \text{Max}(V_{OUT} + 0.5V, 3.6V)$ to 5.5V $LOWIQ[ ] = [1]$		0.5		
Load Regulation	$I_{OUT} = 1mA$ to $IMAX^{\textcircled{2}}$		0.08		V/A
Power Supply Rejection Ratio	$f = 1kHz$ , $I_{OUT} = 20mA$		75		dB
	$f = 10kHz$ , $I_{OUT} = 20mA$		65		
Supply Current per Output	Regulator Enabled, $LOWIQ[ ] = [0]$		37	60	$\mu A$
	Regulator Enabled, $LOWIQ[ ] = [1]$		31	52	
	Regulator Disabled		0	1	
Soft-Start Period	$V_{OUT} = 2.9V$		140		$\mu s$
Power Good Threshold	$V_{OUT}$ Rising		89		%
Power Good Hysteresis	$V_{OUT}$ Falling		3		%
Output Noise	$I_{OUT} = 20mA$ , $f = 10Hz$ to $100kHz$ , $V_{OUT} = 1.2V$		50		$\mu V_{RMS}$
Discharge Resistance	LDO Disabled, $DIS[ ] = 1$		1.5		$k\Omega$
<b>REG4</b>					
Dropout Voltage <sup>③</sup>	$I_{OUT} = 160mA$ , $V_{OUT} > 3.1V$		90	180	mV
Maximum Output Current		320			mA
Current Limit <sup>④</sup>	$V_{OUT} = 95\%$ of regulation voltage	400			mA
Stable $C_{OUT4}$ Range		3.3		20	$\mu F$
<b>REG5</b>					
Dropout Voltage	$I_{OUT} = 160mA$ , $V_{OUT} > 3.1V$		140	280	mV
Maximum Output Current		320			mA
Current Limit	$V_{OUT} = 95\%$ of regulation voltage	400			mA
Stable $C_{OUT5}$ Range		3.3		20	$\mu F$
<b>REG6</b>					
Dropout Voltage	$I_{OUT} = 160mA$ , $V_{OUT} > 3.1V$		90	180	mV
Maximum Output Current		320			mA
Current Limit	$V_{OUT} = 95\%$ of regulation voltage	400			mA
Stable $C_{OUT6}$ Range		3.3		20	$\mu F$
<b>REG7</b>					
Dropout Voltage	$I_{OUT} = 160mA$ , $V_{OUT} > 3.1V$		140	280	mV
Maximum Output Current		320			mA
Current Limit	$V_{OUT} = 95\%$ of regulation voltage	400			mA
Stable $C_{OUT7}$ Range		3.3		20	$\mu F$

①:  $V_{NOM}$  refers to the nominal output voltage level for  $V_{OUT}$  as defined by the *Ordering Information* section.

②:  $IMAX$  Maximum Output Current.







③: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage (for 3.1V output voltage or higher).

④: LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage. Under heavy overload conditions the output current limit folds back by 30% (typ)



## TYPICAL PERFORMANCE CHARACTERISTICS


( $V_{VP1} = V_{VP2} = V_{VP3} = 3.6V$ ,  $T_A = 25^\circ C$ , unless otherwise specified.)




**TYPICAL PERFORMANCE CHARACTERISTICS CONT'D**

(T<sub>A</sub> = 25°C, unless otherwise specified.)


**ON6 startup sequence**




**ON7 startup sequence**




**REG1 Efficiency vs. Output Current**



**REG2 Efficiency vs. Output Current**







**REG3 Efficiency vs. Output Current**







## TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(T<sub>A</sub> = 25°C, unless otherwise specified.)






## TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(T<sub>A</sub> = 25°C, unless otherwise specified.)



## TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(T<sub>A</sub> = 25°C, unless otherwise specified.)





## SYSTEM CONTROL INFORMATION

### Control Signals

#### Enable Inputs

ON1, ON2, ON3, ON45, ON6 and ON7 are independent logic inputs for the regulators as shown in Table 2. Drive to logic high to enable the corresponding regulator(s); Drive to GA to disable.

#### nRSTO Output

nRSTO is an open-drain output which asserts low when any one or more of the regulator reaches the power-OK threshold. nRSTO remains low until the 260ms reset timeout period expires. Connect a 10kΩ or greater pull-up resistor from nRSTO to an appropriate voltage supply (typically OUT1).


**Table 2:**

**Control Pins**

PIN NAME	REGULATOR(S)
ON1	OUT1
ON2	OUT2
ON3	OUT3
ON45	OUT4, OUT5
ON6	OUT6
ON7	OUT7

**Figure 2:**

**Enable/Disable Sequence**





## FUNCTIONAL DESCRIPTION

### I<sup>2</sup>C Interface

The ACT8890 features an I<sup>2</sup>C interface that allows advanced programming capability to enhance overall system performance. To ensure compatibility with a wide range of system processors, the I<sup>2</sup>C interface supports clock speeds of up to 400kHz (“Fast-Mode” operation) and uses standard I<sup>2</sup>C commands. I<sup>2</sup>C write-byte commands are used to program the ACT8890, and I<sup>2</sup>C read-byte commands are used to read the ACT8890’s internal registers. The ACT8890 always operates as a slave device, and is addressed using a 7-bit slave address followed by an eighth bit, which indicates whether the transaction is a read-operation or a write-operation, [1011011x].

SDA is a bi-directional data line and SCL is a clock input. The master device initiates a transaction by issuing a START condition, defined by SDA transitioning from high to low while SCL is high. Data is transferred in 8-bit packets, beginning with the MSB, and is clocked-in on the rising edge of SCL. Each packet of data is followed by an “Acknowledge” (ACK) bit, used to confirm that the data was transmitted successfully.

For more information regarding the I<sup>2</sup>C 2-wire serial interface, go to the NXP website: <http://www.nxp.com>.

### Thermal Shutdown

The ACT8890 integrates thermal shutdown protection circuitry to prevent damage resulting from excessive thermal stress, as may be encountered under fault conditions. This circuitry disables all regulators if the ACT8890 die temperature exceeds 160°C, and prevents the regulators from being enabled until the IC temperature drops by 20°C (typ).



## STEP-DOWN DC/DC REGULATORS

### General Description

The ACT8890 features three synchronous, fixed-frequency, current-mode PWM step down converters that achieve peak efficiencies of up to 97%. REG3 is capable of supplying up to 1300mA of output current, while REG1 and REG2 support up to 1150mA. These regulators operate with a fixed frequency of 2MHz, minimizing noise in sensitive applications and allowing the use of small external components.

### 100% Duty Cycle Operation

Each regulator is capable of operating at up to 100% duty cycle. During 100% duty-cycle operation, the high-side power MOSFET is held on continuously, providing a direct connection from the input to the output (through the inductor), ensuring the lowest possible dropout voltage in battery powered applications.

### Synchronous Rectification

REG1, REG2, and REG3 each feature integrated n-channel synchronous rectifiers, maximizing efficiency and minimizing the total solution size and cost by eliminating the need for external rectifiers.

### Soft-Start

When enabled, each output voltages tracks an internal 400 $\mu$ s soft-start ramp, minimizing input current during startup and allowing each regulator to power up in a smooth, monotonic manner that is independent of output load conditions.

### Compensation

Each buck regulator utilizes current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over its full operating range. No compensation design is required; simply follow a few simple guidelines described below when choosing external components.

#### **Input Capacitor Selection**

The input capacitor reduces peak currents and noise induced upon the voltage source. A 4.7 $\mu$ F ceramic capacitor is recommended for each regulator in most applications.

#### **Output Capacitor Selection**

For most applications, 22 $\mu$ F ceramic output capacitors are recommended for REG1, REG2 and REG3.

Despite the advantages of ceramic capacitors, care must be taken during the design process to ensure stable operation over the full operating voltage and temperature range. Ceramic capacitors are available in a variety of dielectrics, each of which exhibits different characteristics that can greatly affect performance over their temperature and voltage ranges.

Two of the most common dielectrics are Y5V and X5R. Whereas Y5V dielectrics are inexpensive and can provide high capacitance in small packages, their capacitance varies greatly over their voltage and temperature ranges and are not recommended for DC/DC applications. X5R and X7R dielectrics are more suitable for output capacitor applications, as their characteristics are more stable over their operating ranges, and are highly recommended.

#### **Inductor Selection**

REG1, REG2, and REG3 utilize current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over their full operating range. These devices were optimized for operation with 2.2 $\mu$ H inductors, although inductors in the 1.5 $\mu$ H to 3.3 $\mu$ H range can be used. Choose an inductor with a low DC-resistance, and avoid inductor saturation by choosing inductors with DC ratings that exceed the maximum output current by at least 30%.

### Configuration Options

#### **Output Voltage Programming**

Each regulator powers up and regulates to its default output voltage. Once the system is enabled, each regulator's output voltage may be independently programmed to a different value, typically in order to minimize the power consumption of the microprocessor during some operating modes. Program the output voltages via the I<sup>2</sup>C serial interface by writing to the regulator's VSET[ ] register as shown in Table 4.

#### **Enable / Disable Control**

During normal operation, each buck may be enabled or disabled via the I<sup>2</sup>C interface by writing to that regulator's ON[ ] bit. The regulator accept rising or falling edge of ON[ ] bit as on/off signal. To enable the regulator, clear ON[ ] to 0 first then set to 1. To disable the regulator, set ON[ ] to 1 first then clear it to 0.

#### **Operating Mode**

By default, REG1, REG2, and REG3 each operate in fixed-frequency PWM mode at medium to heavy





loads, while automatically transitioning to a proprietary power-saving mode at light loads in order to maximize standby battery life. In applications where low noise is critical, force fixed-frequency PWM operation across the entire load current range, at the expense of light-load efficiency, by setting the MODE[ ] bit to 1.

### Output OK[ ]

Each DC/DC features a power-OK status bit that can be read by the system microprocessor via the I<sup>2</sup>C interface. If an output voltage is lower than the power-OK threshold, typically 7% below the programmed regulation voltage, that regulator's OK[ ] bit will be 0.

### PCB Layout Considerations

High switching frequencies and large peak currents make PC board layout an important part of step-down DC/DC converter design. A good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which can result in instability or regulation errors.

Step-down DC/DCs exhibit discontinuous input current, so the input capacitors should be placed as close as possible to the IC, and avoiding the use of

via if possible. The inductor, input filter capacitor, and output filter capacitor should be connected as close together as possible, with short, direct, and wide traces. The ground nodes for each regulator's power loop should be connected at a single point in a star-ground configuration, and this point should be connected to the backside ground plane with multiple via. The output node for each regulator should be connected to its corresponding OUTx pin through the shortest possible route, while keeping sufficient distance from switching nodes to prevent noise injection. Finally, the exposed pad should be directly connected to the backside ground plane using multiple via to achieve low electrical and thermal resistance.

**Table 4:**  
**REGx/VSET[ ] Output Voltage Setting**

REGx/VSET[2:0]	REGx/VSET[5:3]							
	000	001	010	011	100	101	110	111
000	0.600	0.800	1.000	1.200	1.600	2.000	2.400	3.200
001	0.625	0.825	1.025	1.250	1.650	2.050	2.500	3.300
010	0.650	0.850	1.050	1.300	1.700	2.100	2.600	3.400
011	0.675	0.875	1.075	1.350	1.750	2.150	2.700	3.500
100	0.700	0.900	1.100	1.400	1.800	2.200	2.800	3.600
101	0.725	0.925	1.125	1.450	1.850	2.250	2.900	3.700
110	0.750	0.950	1.150	1.500	1.900	2.300	3.000	3.800
111	0.775	0.975	1.175	1.550	1.950	2.350	3.100	3.900



## LOW-NOISE, LOW-DROPOUT LINEAR REGULATORS

### General Description

REG4, REG5, REG6, and REG7 are low-noise, low-dropout linear regulators (LDOs) that supply up to 320mA. Each LDO has been optimized to achieve low noise and high-PSRR, achieving more than 65dB PSRR at frequencies up to 10kHz.

### Output Current Limit

Each LDO contains current-limit circuitry featuring a current-limit fold-back function. During normal and moderate overload conditions, the regulators can support more than their rated output currents. During extreme overload conditions, however, the current limit is reduced by approximately 30%, reducing power dissipation within the IC.

### Compensation

The LDOs are internally compensated and require very little design effort, simply select input and output capacitors according to the guidelines below.

#### *Input Capacitor Selection*

Each LDO requires a small ceramic input capacitor to supply current to support fast transients at the input of the LDO. Bypassing each INL pin to GA with 1 $\mu$ F. High quality ceramic capacitors such as X7R and X5R dielectric types are strongly recommended.

#### *Output Capacitor Selection*

Each LDO requires a small 3.3 $\mu$ F ceramic output capacitor for stability. For best performance, each output capacitor should be connected directly between the output and GA pins, as close to the output as possible, and with a short, direct connection. High quality ceramic capacitors such as X7R and X5R dielectric types are strongly recommended.

### Configuration Options

#### *Output Voltage Programming*

By default, each LDO powers up and regulates to its default output voltage. Once the system is enabled, each output voltage may be independently programmed to a different value by writing to the regulator's VSET[ ] register via the I<sup>2</sup>C serial interface as shown in Table 4.

#### *Enable / Disable Control*

During normal operation, each LDO may be enabled or disabled via the I<sup>2</sup>C interface by writing to that LDO's ON[ ] bit. The regulator accept rising or falling edge of ON[ ] bit as on/off signal. To

enable the regulator, clear ON[ ] to 0 first then set to 1. To disable the regulator, set ON[ ] to 1 first then clear it to 0.

#### *Output Discharge*

Each of the ACT8890's LDOs features an optional output discharge function, which discharges the output to ground through a 1.5k $\Omega$  resistance when the LDO is disabled. This feature may be enabled or disabled by setting DIS[ ] via; set DIS[ ] to 1 to enable this function, clear DIS[ ] to 0 to disable it.

#### *Low-Power Mode*

Each of ACT8890's LDOs features a LOWIQ[ ] bit which, when set to 1, reduces the LDO's quiescent current by about 16%, saving power and extending battery lifetime.

### Output OK[ ]

Each LDO features a power-OK status bit that can be read by the system microprocessor via the interface. If an output voltage is lower than the power-OK threshold, typically 11% below the programmed regulation voltage, the value of that regulator's OK[ ] bit will be 0.


### PCB Layout Considerations

PCB Layout Considerations The ACT8890's LDOs provide good DC, AC, and noise performance over a wide range of operating conditions, and are relatively insensitive to layout considerations. When designing a PCB, however, careful layout is necessary to prevent other circuitry from degrading LDO performance.

A good design places input and output capacitors as close to the LDO inputs and output as possible, and utilizes a star-ground configuration for all regulators to prevent noise-coupling through ground. Output traces should be routed to avoid close proximity to noisy nodes, particularly the SW nodes of the DC/DCs.

REFBP is a filtered reference noise, and internally has a direct connection to the linear regulator controller. Any noise injected onto REFBP will directly affect the outputs of the linear regulators, and therefore special care should be taken to ensure that no noise is injected to the outputs via REFBP. As with the LDO output capacitors, the REFBP bypass capacitor should be placed as close to the IC as possible, with short, direct connections to the star-ground. Avoid the use of via whenever possible. Noisy nodes, such as from the DC/DCs, should be routed as far away from REFBP as possible.

**TQF44-32 PACKAGE OUTLINE AND DIMENSIONS**



SYMBOL	DIMENSION IN MILLIMETERS		DIMENSION IN INCHES	
	MIN	MAX	MIN	MAX
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.200		0.008	
b	0.150	0.250	0.006	0.010
D	4.000 TYP		0.158 TYP	
E	4.000 TYP		0.158 TYP	
D2	2.550	2.800	0.100	0.110
E2	2.550	2.800	0.100	0.110
e	0.400 TYP		0.016 TYP	
L	0.250	0.450	0.010	0.018
R	0.250		0.010	

Active-Semi, Inc. reserves the right to modify the circuitry or specifications without notice. Users should evaluate each product to make sure that it is suitable for their applications. Active-Semi products are not intended or authorized for use as critical components in life-support devices or systems. Active-Semi, Inc. does not assume any liability arising out of the use of any product or circuit described in this datasheet, nor does it convey any patent license.

Active-Semi and its logo are trademarks of Active-Semi, Inc. For more information on this and other products, contact sales@active-semi.com or visit <http://www.active-semi.com>.

**active-semi** is a registered trademark of Active-Semi.