

September 2015

FDMD85100

Dual N-Channel PowerTrench® MOSFET Q1: 100 V, 48A, 9.9 m Ω Q2: 100 V, 48A, 9.9 m Ω

Features

Q1: N-Channel

- Max $r_{DS(on)}$ = 9.9 m Ω at V_{GS} = 10 V, I_D = 10.4 A
- Max $r_{DS(on)}$ = 16.4 m Ω at V_{GS} = 6 V, I_D = 8 A

Q2: N-Channel

- Max $r_{DS(on)}$ = 9.9 m Ω at V_{GS} = 10 V, I_D = 10.4 A
- Max $r_{DS(on)}$ = 16.4 m Ω at V_{GS} = 6 V, I_D = 8 A
- Ideal for flexible layout in primary side of bridge topology
- Termination is Lead-free and RoHS Compliant
- 100% UIL tested
- Kelvin High Side MOSFET drive pin-out capability




Bottom


General Description

This device includes two 100V N-Channel MOSFETs in a dual Power (5 mm X 6 mm) package. HS source and LS Drain internally connected for half/full bridge, low source inductance package, low r_{DS(on)}/Qg FOM silicon.

Applications

- Synchronous Buck : Primary Switch of Half / Full Bridge Bonverter for Telecom
- Motor Bridge: Primary Switch of Half / Full Bridge Converter for BLDC Motor
- MV POL: 48V Synchronous Buck Switch
- Half/Full Bridge Secondary Synchronous Rectification





Power 5 x 6

MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted.

Symbol	Parameter				Q2	Units
V_{DS}	Drain to Source Voltage			100	100	V
V_{GS}	Gate to Source Voltage			±20	±20	V
	Drain Current -Continuous	T _C = 25 °C	(Note 5)	48	48	
I _D	-Continuous	T _C = 100 °C	(Note 5)	30	30	^
	Drain Current -Continuous	T _A = 25 °C		10.4 ^{1a}	10.4 ^{1b}	A
	-Pulsed		(Note 4)	261	261	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	294	294	mJ
В	Power Dissipation	T _C = 25 °C		50	50	W
P_{D}	Power Dissipation	T _A = 25 °C		2.2 ^{1a}	2.2 ^{1b}	VV
T _J , T _{STG}	Operating and Storage Junction Temperature Range				+150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.5	2.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	55 ^{1a}	55 ^{1b}	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMD85100	FDMD85100	Power 5 x 6	13 "	12 mm	3000 units

Electrical Characteristics T_J = 25 °C unless otherwise noted.

Symbol	Parameter Test Conditions		Type	Min.	Тур.	Max.	Units
Off Cha	racteristics						
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	Q1 Q2	100 100			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C	Q1 Q2		72 70		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V	Q1 Q2			1 1	μА
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V, V _{DS} = 0 V	Q1 Q2			±100 ±100	nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	Q1 Q2	2.0 2.0	3.1 3.0	4.0 4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250 μA, referenced to 25 °C	Q1 Q2		-11 -10		mV/°C
	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 10.4 A			7.8	9.9	mΩ
		V _{GS} = 6 V, I _D = 8 A	Q1		12.6	16.4	
_		V _{GS} = 10 V, I _D = 10.4 A, T _J = 125 °C			14.7	18.7	
r _{DS(on)}		V _{GS} = 10 V, I _D = 10.4 A			7.8	9.9	
		V _{GS} = 6 V, I _D = 8 A	Q2		12.9	16.4	
		V _{GS} = 10 V, I _D = 10.4 A, T _J = 125 °C			14.6	18.6	
9 _{FS}	Forward Transconductance	V _{DD} = 5 V, I _D = 10.4 A	Q1 Q2		27 26		S

Dynamic Characteristics

C _{iss}	Input Capacitance		Q1 Q2		1590 1485	2230 2080	pF
C _{oss}	Output Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$ f = 1 MHz	Q1 Q2		334 337	470 475	pF
C _{rss}	Reverse Transfer Capacitance				13 13	23 23	pF
R_g	Gate Resistance		Q1 Q2	0.1 0.1	1.5 1.3	3.8 3.3	Ω


Switching Characteristics

t _{d(on)}	Turn-On Delay Time			Q1 Q2	14 12.5	25 23	ns
+	Rise Time	-			5	10	ns
۱۲	Kise Tille	V _{DD} = 50 V, I _D = 10	.4 A	Q2	5.6	11	115
4	Turn Off Dolov Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		Q1	19	30	ns
t _{d(off)}	Turn-Off Delay Time			Q2	18	32	
	Fall Time			Q1	4.2	10	
t _f	Fall Time			Q2	4.4	10	
0	Total Cata Charge	\/ = 0 \/ to 10 \/		Q1	22	31	nC
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 V \text{ to } 10 V$		Q2	21	29	IIC
0	Total Cata Charge	\/ = 0 \/ to 6 \/		Q1	14	20	nC
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 V to 6 V$	V - 50 V ID	Q2	13.5	19	IIC
0	Cata ta Causaa Chassa		[⊥] V _{DD} = 50 V, ID =10.4 A	Q1	7.3		
Q_{gs}	Gate to Source Charge		- 10. - A	Q2	6.8		nC
0	Cata to Drain "Miller" Charge	1		Q1	4.3		20
Q_{gd}	Gate to Drain "Miller" Charge			Q2	4.4		nC


Electrical Characteristics T_J = 25 °C unless otherwise noted.

Symbol	oi Parameter lest Conditions		Type	Min	Іур	Max	Units	
Drain-S	Drain-Source Diode Characteristics							
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 10.4 A	(Note 2)	Q1 Q2		0.8 0.8	1.3 1.3	V
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2 A	(Note 2)	Q1 Q2		0.7 0.7	1.2 1.2	٧
t _{rr}	Reverse Recovery Time	I _E = 10.4 A, di/dt = 100 A/μs		Q1 Q2		48 47	77 75	ns
Q _{rr}	Reverse Recovery Charge	1F - 10.4 A, αναί = 100 Α/μς		Q1 Q2		53 51	85 82	nC

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.



a. 55 °C/W when mounted on a 1 in 2 pad of 2 oz copper



b. 55 °C/W when mounted on a 1 in² pad of 2 oz copper



c. 155 °C/W when mounted on a minimum pad of 2 oz copper



d. 155 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0 %.
 3. Q1: E_{AS} of 294 mJ is based on starting T_J = 25 $^{\circ}$ C, L = 3 mH, I_{AS} = 14 A, V_{DD} = 90 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 46 A. Q2: E_{AS} of 294 mJ is based on starting T_J = 25 $^{\circ}$ C, L = 3 mH, I_{AS} = 14 A, V_{DD} = 90 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 45 A.
- 4. Pulsed Id please refer to Fig 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe **Operating Area**




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain **Current vs. Case Temperature**




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted.




Figure 13. Junction-to-Case Transient Thermal Response Curve

Typical Characteristics (Q2 N-Channel) T_J = 25 °C unless otherwise noted.




Figure 14. On- Region Characteristics




Figure 16. Normalized On-Resistance vs. Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs. Drain Current and Gate Voltage




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

Typical Characteristics (Q2 N-Channel) T_J = 25°C unless otherwise noted.




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs. Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 N-Channel) $T_J = 25$ °C unless otherwise noted.








Figure 26. Junction-to-Case Transient Thermal Response Curve










RECOMMENDED LAND PATTERN



NOTES: UNLESS OTHERWISE SPECIFIED

- A) PACKAGE STANDARD REFERENCE: JEDEC REGISTRATION, MO-240, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.
- F) DRAWING FILE NAME: MKT-PQFN08QREV2







TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{lll} \mathsf{AccuPower^{\mathsf{TM}}} & \mathsf{F-PFS^{\mathsf{TM}}} \\ \mathsf{AttitudeEngine^{\mathsf{TM}}} & \mathsf{FRFET}^{\texttt{®}} \end{array}$

Awinda[®] Global Power Resource SM

AX-CAP®* GreenBridge™
BitSiC™ Green FPS™
Build it Now™ Green FPS™ e-Series™

Current Transfer Logic™ Making Small Speakers Sound Louder

DEUXPEED® and Better™

Dual Cool™ MegaBuck™

EcoSPARK® MICROCOUPLER™

EfficientMax™ MicroFET™

EfficientMax™ MicroFET™
ESBC™ MicroPak™
MicroPak™
MicroPak2™
Fairchild® MillerDrive™
MotionMax™
Fairchild Semiconductor®

Farchild Semiconductor

FACT Quiet Series™
FACT®

FastvCore™
FETBench™
FPS™

MotionGrid®
MTI®
MTX®
MVN®
FETBench™
MVN®
FPS™

OptoHiT™
OPTOLOGIC®

OPTOPLANAR®

Power Supply WebDesigner™ PowerTrench®

PowerXS™

Programmable Active Droop™ OFFT®

QS™ Quiet Series™ RapidConfigure™

T TM

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™
Sync-Lock™

SYSTEM GENERAL®'
TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyPWM™
TranSiC™
TriFault Detect™
TRUECURRENT®**
uSerDes™

SerDes"
UHC[®]
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™
XS™
XS™

仙童®

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT http://www.fairchildsemi.com, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 177