

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Infineon Technologies](#)

[IPB017N08N5ATMA1](#)

For any questions, you can email us directly:

sales@integrated-circuit.com



MOSFET

Metal Oxide Semiconductor Field Effect Transistor

OptiMOS™

OptiMOS™ 5 Power-Transistor, 80 V
IPB017N08N5

Data Sheet

Rev. 2.1
Final



OptiMOS™ 5 Power-Transistor, 80 V

IPB017N08N5

1 Description

Features

- Ideal for high frequency switching and sync. rec.
- Excellent gate charge x $R_{DS(on)}$ product (FOM)
- Very low on-resistance $R_{DS(on)}$
- N-channel, normal level
- 100% avalanche tested
- Pb-free plating; RoHS compliant
- Qualified according to JEDEC¹⁾ for target applications
- Halogen-free according to IEC61249-2-21





Table 1 Key Performance Parameters

Parameter	Value	Unit
V_{DS}	80	V
$R_{DS(on),max}$	1.7	mΩ
I_D	120	A
Q_{oss}	207	nC
$Q_G(0V..10V)$	178	nC



Type / Ordering Code	Package	Marking	Related Links
IPB017N08N5	PG-TO 263-3	017N08N5	-

¹⁾ JEDEC-01, JEDEC-02



OptiMOS™ 5 Power-Transistor, 80 V

IPB017N08N5

Table of Contents

Description	2
Maximum ratings	4
Thermal characteristics	4
Electrical characteristics	5
Electrical characteristics diagrams	7
Package Outlines	11
Revision History	12
Disclaimer	12



OptiMOS™ 5 Power-Transistor, 80 V

IPB017N08N5

2 Maximum ratings

at $T_j = 25\text{ °C}$, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current	I_D	-	-	120 120	A	$T_C=25\text{ °C}$ $T_C=100\text{ °C}$
Pulsed drain current ¹⁾	$I_{D,pulse}$	-	-	480	A	$T_C=25\text{ °C}$
Avalanche energy, single pulse ²⁾	E_{AS}	-	-	1228	mJ	$I_D=100\text{ A}$, $R_{GS}=25\text{ }\Omega$
Gate source voltage	V_{GS}	-20	-	20	V	-
Power dissipation	P_{tot}	-	-	375	W	$T_C=25\text{ °C}$
Operating and storage temperature	T_j, T_{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56

3 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	0.3	0.4	K/W	-
Thermal resistance, junction - ambient, minimal footprint	R_{thJA}	-	-	62	K/W	-
Thermal resistance, junction - ambient, 6 cm ² cooling area ³⁾	R_{thJA}	-	-	40	K/W	-
Soldering temperature, wave and reflow soldering are allowed	T_{sold}	-	-	260	°C	Reflow MSL1

¹⁾ See figure 3 for more detailed information

²⁾ See figure 13 for more detailed information

³⁾ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection.


OptiMOS™ 5 Power-Transistor, 80 V

IPB017N08N5

4 Electrical characteristics
Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	80	-	-	V	$V_{GS}=0\text{ V}, I_D=1\text{ mA}$
Gate threshold voltage	$V_{GS(th)}$	2.2	3	3.8	V	$V_{DS}=V_{GS}, I_D=280\text{ }\mu\text{A}$
Zero gate voltage drain current	I_{DSS}	-	0.1 10	1 100	μA	$V_{DS}=80\text{ V}, V_{GS}=0\text{ V}, T_j=25\text{ }^\circ\text{C}$ $V_{DS}=80\text{ V}, V_{GS}=0\text{ V}, T_j=125\text{ }^\circ\text{C}$
Gate-source leakage current	I_{GSS}	-	1	100	nA	$V_{GS}=20\text{ V}, V_{DS}=0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	1.5 1.8	1.7 2.1	m Ω	$V_{GS}=10\text{ V}, I_D=100\text{ A}$ $V_{GS}=6\text{ V}, I_D=50\text{ A}$
Gate resistance ¹⁾	R_G	-	1.5	2.3	Ω	-
Transconductance	g_{fs}	114	228	-	S	$ V_{DS} >2 I_D R_{DS(on)max}, I_D=100\text{ A}$

Table 5 Dynamic characteristics¹⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	13000	16900	pF	$V_{GS}=0\text{ V}, V_{DS}=40\text{ V}, f=1\text{ MHz}$
Output capacitance	C_{oss}	-	2000	2600	pF	$V_{GS}=0\text{ V}, V_{DS}=40\text{ V}, f=1\text{ MHz}$
Reverse transfer capacitance	C_{rss}	-	86	150	pF	$V_{GS}=0\text{ V}, V_{DS}=40\text{ V}, f=1\text{ MHz}$
Turn-on delay time	$t_{d(on)}$	-	40	-	ns	$V_{DD}=40\text{ V}, V_{GS}=10\text{ V}, I_D=100\text{ A}, R_{G,ext}=1.6\text{ }\Omega$
Rise time	t_r	-	36	-	ns	$V_{DD}=40\text{ V}, V_{GS}=10\text{ V}, I_D=100\text{ A}, R_{G,ext}=1.6\text{ }\Omega$
Turn-off delay time	$t_{d(off)}$	-	102	-	ns	$V_{DD}=40\text{ V}, V_{GS}=10\text{ V}, I_D=100\text{ A}, R_{G,ext}=1.6\text{ }\Omega$
Fall time	t_f	-	37	-	ns	$V_{DD}=40\text{ V}, V_{GS}=10\text{ V}, I_D=100\text{ A}, R_{G,ext}=1.6\text{ }\Omega$

Table 6 Gate charge characteristics²⁾

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	57	-	nC	$V_{DD}=40\text{ V}, I_D=100\text{ A}, V_{GS}=0\text{ to }10\text{ V}$
Gate to drain charge ¹⁾	Q_{gd}	-	37	56	nC	$V_{DD}=40\text{ V}, I_D=100\text{ A}, V_{GS}=0\text{ to }10\text{ V}$
Switching charge	Q_{sw}	-	59	-	nC	$V_{DD}=40\text{ V}, I_D=100\text{ A}, V_{GS}=0\text{ to }10\text{ V}$
Gate charge total	Q_g	-	178	223	nC	$V_{DD}=40\text{ V}, I_D=100\text{ A}, V_{GS}=0\text{ to }10\text{ V}$
Gate plateau voltage	$V_{plateau}$	-	4.5	-	V	$V_{DD}=40\text{ V}, I_D=100\text{ A}, V_{GS}=0\text{ to }10\text{ V}$
Gate charge total, sync. FET	$Q_{g(sync)}$	-	153	-	nC	$V_{DS}=0.1\text{ V}, V_{GS}=0\text{ to }10\text{ V}$
Output charge ¹⁾	Q_{oss}	-	207	275	nC	$V_{DD}=40\text{ V}, V_{GS}=0\text{ V}$

¹⁾ Defined by design. Not subject to production test

²⁾ $Q_{gs}, Q_{gd}, Q_{sw}, Q_g, Q_{g(sync)}, Q_{oss}$ are defined at $V_{GS} = 10\text{ V}$ and $V_{DS} = 40\text{ V}$



OptiMOS™ 5 Power-Transistor, 80 V

IPB017N08N5

Table 7 Reverse diode

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Diode continuous forward current	I_S	-	-	120	A	$T_C=25\text{ °C}$
Diode pulse current	$I_{S,pulse}$	-	-	480	A	$T_C=25\text{ °C}$
Diode forward voltage	V_{SD}	-	0.89	1.2	V	$V_{GS}=0\text{ V}, I_F=100\text{ A}, T_j=25\text{ °C}$
Reverse recovery time ¹⁾	t_{rr}	-	105	210	ns	$V_R=40\text{ V}, I_F=100\text{ A}, di_F/dt=100\text{ A}/\mu\text{s}$
Reverse recovery charge ¹⁾	Q_{rr}	-	308	616	nC	$V_R=40\text{ V}, I_F=100\text{ A}, di_F/dt=100\text{ A}/\mu\text{s}$



¹⁾ Refer to the datasheet for the test conditions.



OptiMOS™ 5 Power-Transistor, 80 V

IPB017N08N5

5 Electrical characteristics diagrams






OptiMOS™ 5 Power-Transistor, 80 V


IPB017N08N5

Diagram 5: Typ. output characteristics




$I_D = f(V_{DS}); T_j = 25\text{ °C}; \text{parameter: } V_{GS}$

Diagram 6: Typ. drain-source on resistance




$R_{DS(on)} = f(I_D); T_j = 25\text{ °C}; \text{parameter: } V_{GS}$

Diagram 7: Typ. transfer characteristics



$I_D = f(V_{GS}); |V_{DS}| > 2|I_D|R_{DS(on)max}; \text{parameter: } T_j$

Diagram 8: Typ. forward transconductance




$g_{fs} = f(I_D); T_j = 25\text{ °C}$



OptiMOS™ 5 Power-Transistor, 80 V


IPB017N08N5

Diagram 9: Drain-source on-state resistance




$R_{DS(on)}=f(T_j)$; $I_D=100\text{ A}$; $V_{GS}=10\text{ V}$

Diagram 10: Typ. gate threshold voltage




$V_{GS(th)}=f(T_j)$; $V_{GS}=V_{DS}$; parameter: I_D

Diagram 11: Typ. capacitances



$C=f(V_{DS})$; $V_{GS}=0\text{ V}$; $f=1\text{ MHz}$

Diagram 12: Forward characteristics of reverse diode




$I_F=f(V_{SD})$; parameter: T_j



OptiMOS™ 5 Power-Transistor, 80 V


IPB017N08N5

Diagram 13: Avalanche characteristics




$I_{AS}=f(t_{AV}); R_{GS}=25 \Omega$; parameter: $T_{j(start)}$

Diagram 14: Typ. gate charge




$V_{GS}=f(Q_{gate}); I_D=100 \text{ A pulsed}$; parameter: V_{DD}

Diagram 15: Drain-source breakdown voltage




$V_{BR(DSS)}=f(T_j); I_D=1 \text{ mA}$

Gate charge waveforms



6 Package Outlines



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.30	4.57	0.169	0.180
A1	0.00	0.25	0.000	0.010
b	0.65	0.85	0.026	0.033
b2	0.95	1.15	0.037	0.045
c	0.33	0.65	0.013	0.026
c2	1.17	1.40	0.046	0.055
D	8.51	9.45	0.335	0.372
D1	7.10	7.90	0.280	0.311
E	9.80	10.31	0.386	0.406
E1	6.50	8.60	0.256	0.339
e	2.54		0.100	
e1	5.08		0.200	
N	2		2	
H	14.61	15.88	0.575	0.625
L	2.29	3.00	0.090	0.118
L1	0.70	1.60	0.028	0.063
L2	1.00	1.78	0.039	0.070
F1	16.05	16.25	0.632	0.640
F2	9.30	9.50	0.366	0.374
F3	4.50	4.70	0.177	0.185
F4	10.70	10.90	0.421	0.429
F5	3.65	3.85	0.144	0.152
F6	1.25	1.45	0.049	0.057

DOCUMENT NO.
Z8B00003324

SCALE
0 5 7.5mm

EUROPEAN PROJECTION

ISSUE DATE
30-08-2007

REVISION
01

Figure 1 Outline PG-TO 263-3, dimensions in mm/inches

**OptiMOS™ 5 Power-Transistor, 80 V**

IPB017N08N5

Revision History

IPB017N08N5

Revision: 2014-05-05, Rev. 2.1

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.1	2014-05-05	Release of Final Version

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by**Infineon Technologies AG****81726 München, Germany****© 2014 Infineon Technologies AG****All Rights Reserved.****Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.