

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

ON Semiconductor MC14094BDR2

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>



# MC14094B

# 8-Stage Shift/Store Register with Three-State Outputs

The MC14094B combines an 8-stage shift register with a data latch for each stage and a 3-state output from each latch.

Data is shifted on the positive clock transition and is shifted from the seventh stage to two serial outputs. The Q<sub>S</sub> output data is for use in high-speed cascaded systems. The Q<sub>S</sub> output data is shifted on the following negative clock transition for use in low-speed cascaded systems.

Data from each stage of the shift register is latched on the negative transition of the strobe input. Data propagates through the latch while strobe is high.

Outputs of the eight data latches are controlled by 3-state buffers which are placed in the high-impedance state by a logic Low on Output Enable.

#### **Features**

- 3–State Outputs
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Input Diode Protection
- Data Latch
- Dual Outputs for Data Out on Both Positive and **Negative Clock Transitions**
- Useful for Serial-to-Parallel Data Conversion
- Pin-for-Pin Compatible with CD4094B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant



# ON Semiconductor®

#### http://onsemi.com







**CASE 966** 

DT SUFFIX CASE 948F

#### **MARKING DIAGRAMS**







SOIC-16

SOEIAJ-16

TSSOP-16

= Assembly Location = Wafer Lot WL.I YY. Y WW. W = Work Week

= Pb-Free Indicator

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.


<sup>1.</sup> Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

Datasheet of MC14094BDR2 - IC SHIFT REGSTR 8BIT CMOS 16SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### MC14094B

#### **PIN ASSIGNMENT**



#### TRUTH TABLE

	Output				Parallel Outputs		Outputs
Clock	Enable	Strobe	Data	Q1	Q <sub>N</sub>	Q <sub>S</sub> *	Q′s
	0	Х	Х	Z	Z	Q7	No Chg.
~	0	Х	Х	Z	Z	No Chg.	Q7
	1	0	Х	No Chg.	No Chg.	Q7	No Chg.
	1	1	0	0	Q <sub>N</sub> -1	Q7	No Chg.
	1	1	1	1	Q <sub>N</sub> -1	Q7	No Chg.
~	1	1	1	No Chg.	No Chg.	No Chg.	Q7

Z = High Impedance X = Don't Care

### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
MC14094BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14094BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14094BDR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
MC14094BDTR2G	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14094BDTR2G*	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel
MC14094BFELG	SOEIAJ-16 (Pb-Free)	2000 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup> At the positive clock edge, information in the 7th shift register stage is transferred to Q8 and Q<sub>S</sub>.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

Datasheet of MC14094BDR2 - IC SHIFT REGSTR 8BIT CMOS 16SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### MC14094B

### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

				-55	5°C	25°C			125°C		
Characteristic		Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95	- - -	Vdc
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	"0" Level	V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
(V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
Output Drive Current $ (V_{OH} = 2.5 \text{ Vdc}) $ $ (V_{OH} = 4.6 \text{ Vdc}) $ $ (V_{OH} = 9.5 \text{ Vdc}) $ $ (V_{OH} = 13.5 \text{ Vdc}) $	Source	Іон	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	- - - -	-1.7 -0.36 -0.9 -2.4	- - - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current		I <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	-	-	-	_	5.0	7.5	-	-	pF
Quiescent Current (Per Package)		I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current (Notes (Dynamic plus Quiescer Per Package) (C <sub>L</sub> = 50 pF on all outpu buffers switching)	nt,	lτ	5.0 10 15			$I_T = ($	1 1.1 μA/kHz) f 14 μA/kHz) f 40 μA/kHz) f	+ I <sub>DD</sub>	1	1	μAdc
3-State Output Leakage Co	urrent	I <sub>TL</sub>	15	_	±0.1	-	±0.0001	±0.1	_	±3.0	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
- 3. The formulas given are for the typical characteristics only at 25°C.4. To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.001.

Datasheet of MC14094BDR2 - IC SHIFT REGSTR 8BIT CMOS 16SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# MC14094B

# **SWITCHING CHARACTERISTICS** (Note 5) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time	t <sub>TLH</sub> ,					ns
t <sub>TLH</sub> , t <sub>THL</sub> = (1.35 ns/pF) C <sub>L</sub> + 33 ns	t <sub>THL</sub>	5.0	_	100	200	
$t_{TLH}$ , $t_{THL} = (0.6 \text{ ns/pF}) C_L + 20 \text{ ns}$	1112	10	_	50	100	
$t_{TLH}$ , $t_{THL} = (0.4 \text{ ns/pF}) C_L + 20 \text{ ns}$		15	_	40	80	
Propagation Delay Time (Figure 1)	t <sub>PLH</sub> ,					ns
Clock to Serial out QS	t <sub>PHL</sub>					
$t_{PLH}$ , $t_{PHL} = (0.90 \text{ ns/pF}) C_L + 305 \text{ ns}$	THE	5.0	_	350	600	
$t_{PLH}$ , $t_{PHL} = (0.36 \text{ ns/pF}) C_L + 107 \text{ ns}$		10	_	125	250	
$t_{PLH}$ , $t_{PHL} = (0.26 \text{ ns/pF}) \text{ C L} + 82 \text{ ns}$		15	_	95	190	
φ <sub>LΠ</sub> , φ <sub>Π</sub> <sub>L</sub> (ο.20ο, ρ. ) ο 2 · ο2 · ιο		10			100	
Clock to Serial out Q'S						
$t_{PLH}$ , $t_{PHL} = (0.90 \text{ ns/pF}) C_L + 350 \text{ ns}$		5.0	_	230	460	
$t_{PLH}$ , $t_{PHL} = (0.36 \text{ ns/pF}) C_L + 149 \text{ ns}$		10	_	110	220	
$t_{PLH}$ , $t_{PHL} = (0.26 \text{ ns/pF}) C_L + 62 \text{ ns}$		15	_	75	150	
Clock to Parallel out						
$t_{PLH}$ , $t_{PHL} = (0.90 \text{ ns/pF}) C_L + 375 \text{ ns}$		5.0	_	420	840	
$t_{PLH}$ , $t_{PHL} = (0.35 \text{ ns/pF}) C_L + 373 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.35 \text{ ns/pF}) C_L + 177 \text{ ns}$		10	_	195	390	
$t_{PLH}$ , $t_{PHL} = (0.35 \text{ ns/pF}) C_L + 177 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.26 \text{ ns/pF}) C_L + 122 \text{ ns}$		15	_	135	270	
$t_{PLH}$ , $t_{PHL} = (0.26 \text{ Hs/pr}) C_L + 122 \text{ Hs}$		13	_	133	270	
Strobe to Parallel out						
$t_{PLH}$ , $t_{PHL} = (0.90 \text{ ns/pF}) C_L + 245 \text{ ns}$		5.0	_	290	580	
$t_{PLH}$ , $t_{PHL} = (0.36 \text{ ns/pF}) \text{ C L} + 127 \text{ ns}$		10	_	145	290	
$t_{PLH}$ , $t_{PHL} = (0.26 \text{ ns/pF}) C_L + 87 \text{ ns}$		15	_	100	200	
						-
Output Enable to Output	<b>+</b>	5.0		140	280	
$t_{PHZ}$ , $t_{PZL} = (0.90 \text{ ns/pF}) C_L + 95 \text{ ns}$	t <sub>PHZ</sub> ,		_	75	150	
$t_{PHZ}$ , $t_{PZL} = (0.36 \text{ ns/PF}) C_L + 57 \text{ ns}$	t <sub>PZL</sub>	10	_			
$t_{PHZ}$ , $t_{PZL} = (0.26 \text{ ns/pF}) C_L + 42 \text{ ns}$		15	-	55	110	
$t_{PLZ}$ , $t_{PZH} = (0.90 \text{ ns/pF}) C_L + 180 \text{ ns}$	$t_{PLZ}$ ,	5.0	_	225	450	
$t_{PLZ}$ , $t_{PZH} = (0.36 \text{ ns/pF}) C_L + 77 \text{ ns}$	t <sub>PZH</sub>	10	_	95	190	
$t_{PLZ}$ , $t_{PZH} = (0.26 \text{ ns/pF}) C_L + 57 \text{ ns}$		15	_	70	140	
Setup Time	+	5.0	125	60	_	nc
Data in to Clock	t <sub>su</sub>				_	ns
Data III to Clock		10 15	55 35	30 20	_	
					_	
Hold Time	t <sub>h</sub>	5.0	0	- 40	_	ns
Clock to Data		10	20	- 10	_	
		15	20	0	_	
Clock Pulse Width, High	t <sub>WH</sub>	5.0	200	100	_	ns
		10	100	50	_	
		15	83	40	_	
Clock Rise and Fall Time	t <sub>r(cl)</sub>	5	_	_	15	μS
	t <sub>f(cl)</sub>	10	_	_	5.0	,
	1(01)	15	_	_	4.0	
Clock Pulse Frequency	f <sub>cl</sub>	5.0	<u> </u>	2.5	1.25	MHz
Clock I dido i loquolloy	'CI	10		5.0	2.5	1411 12
		15	_	6.0	3.0	
Ctrob o Dulgo Width	4					-
Strobe Pulse Width	t <sub>WL</sub>	5.0	200	100	_	ns
		10	80	40	_	
		15	70	35	_	

<sup>5.</sup> The formulas given are for the typical characteristics only at 25°C.6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

Datasheet of MC14094BDR2 - IC SHIFT REGSTR 8BIT CMOS 16SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### MC14094B

#### **3-STATE TEST CIRCUIT**





Figure 1.


#### **BLOCK DIAGRAM**



Datasheet of MC14094BDR2 - IC SHIFT REGSTR 8BIT CMOS 16SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# MC14094B

#### **DYNAMIC TIMING DIAGRAM**




Datasheet of MC14094BDR2 - IC SHIFT REGSTR 8BIT CMOS 16SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### MC14094B

#### **PACKAGE DIMENSIONS**

SOIC-16 **D SUFFIX** CASE 751B-05 ISSUE K




#### NOTES:

- TES:
  DIMENSIONING AND TOLERANCING PER ANSI
  Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD
  PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D
  DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0 °	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


Datasheet of MC14094BDR2 - IC SHIFT REGSTR 8BIT CMOS 16SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# MC14094B

#### **PACKAGE DIMENSIONS**

TSSOP-16 **DT SUFFIX** CASE 948F **ISSUE B** 




#### NOTES:

- DTES:
  1. DIMENSIONING AND TOLERANCING PER
  ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A DOES NOT INCLUDE MOLD
  FLASH. PROTRUSIONS OR GATE BURRS.
  MOLD FLASH OR GATE BURRS SHALL NOT
  EXCEED 0.15 (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE
  INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL
  NOT EXCEED 0.25 (0.010) PER SIDE.
- INITERLEAD I CLASH OW PRO INVISION S NOT EXCED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION
- DIMENSION AT MAXIMUM MATERIAL
  CONDITION.
  6. TERMINAL NUMBERS ARE SHOWN FOR
  REFERENCE ONLY.
  7. DIMENSION A AND B ARE TO BE
  DETERMINED AT DATUM PLANE –W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
Ĺ	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
М	0°	8°	0 °	8 °	

### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Datasheet of MC14094BDR2 - IC SHIFT REGSTR 8BIT CMOS 16SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### MC14094B

#### PACKAGE DIMENSIONS

SOEIAJ-16 **F SUFFIX CASE 966 ISSUE A** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- 1. DIMENSIONING AND TOLERANCING PEH AND Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

  i. THE LEAD WIDTH DIMENSION (b) DOES NOT
- INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION.
  DAMBAR CANNOT BE LOCATED ON THE LOWER
  RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018).

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A <sub>1</sub>	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
c	0.10	0.20	0.007	0.011	
D	9.90	10.50	0.390	0.413	
Е	5.10	5.45	0.201	0.215	
e	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
_	0.50	0.85	0.020	0.033	
ш	1.10	1.50	0.043	0.059	
M	0 °	10 °	0 °	10°	
Q <sub>1</sub>	0.70	0.90	0.028	0.035	
Z		0.78		0.031	

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or expendent in purspect or validation is purposed to report or validation in which or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative