

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74AUC2G80YEPR

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>




### SN74AUC2G80 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES540C-JANUARY 2004-REVISED JANUARY 2007

#### FEATURES

www.ti.com

- Available in the Texas Instruments NanoFree<sup>™</sup> Package
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max  $t_{pd}$  of 1.9 ns at 1.8 V



- Low Power Consumption, 10-µA Max Icc
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

[		ACKAGE VIEW)	1		PACK/	
1CLK 1D 20 □	1 2 3	8 7 6	⊞ V <sub>cc</sub> ⊞ 1Q ∏ 2D	GND 2Q 1D	O 4 50 O 3 60 O 2 70	2CLK 2D 1Q
	4	5	∐ 2CLK	1CLK	0180	V <sub>CC</sub>

See mechanical drawings for dimensions.

### **DESCRIPTION/ORDERING INFORMATION**

This dual positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V V<sub>CC</sub>, but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the  $\overline{Q}$  output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2)</sup>
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74AUC2G80YZPR	UX_
–40°C to 85°C	SSOP – DCT	Reel of 3000	SN74AUC2G80DCTR	U80
	VSSOP – DCU	Reel of 3000	SN74AUC2G80DCUR	UX_

#### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. (2)DCU: The actual top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following

character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.




#### SN74AUC2G80 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP SCES540C-JANUARY 2004-REVISED JANUARY 2007



#### FUNCTION TABLE (EACH FLIP-FLOP)

INPU	JTS	OUTPUT
CLK	D	Q
$\uparrow$	Н	L
$\uparrow$	L	Н
L	Х	Q <sub>0</sub>

#### LOGIC DIAGRAM (POSITIVE LOGIC)



#### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	3.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	3.6	V
Vo	Voltage range applied to any output in the	e high-impedance or power-off state <sup>(2)</sup>	-0.5	3.6	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±20	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
		DCT package		220	
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DCU package		227	°C/W
		YZP package		102	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

 Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.





## SN74AUC2G80 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES540C-JANUARY 2004-REVISED JANUARY 2007

### **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage         High-level input voltage         Low-level input voltage         Input voltage         Output voltage         High-level output current		0.8	2.7	V
		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 1.1 V to 1.95 V	$0.65  imes V_{CC}$		V
		$V_{CC}$ = 2.3 V to 2.7 V	1.7		
		V <sub>CC</sub> = 0.8 V		0	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 1.1 V to 1.95 V		$0.35  imes V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V		0.7	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 0.8 V		-0.7	
		V <sub>CC</sub> = 1.1 V		-3	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 1.4 V		-5	mA
		V <sub>CC</sub> = 1.65 V		-8	
		V <sub>CC</sub> = 2.3 V		-9	
		V <sub>CC</sub> = 0.8 V		0.7	
		V <sub>CC</sub> = 1.1 V		3	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.4 V		5	mA
		V <sub>CC</sub> = 1.65 V		8	
		V <sub>CC</sub> = 2.3 V		9	
$\Delta t/\Delta v$	Input transition rise or fall rate			20	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT
	I <sub>OH</sub> = -100 μA		0.8 V to 2.7 V	V <sub>CC</sub> – 0.1		
	I <sub>OH</sub> = -0.7 mA		0.8 V		0.55	
V	$I_{OH} = -3 \text{ mA}$		1.1 V	0.8		V
V <sub>OH</sub>	I <sub>OH</sub> = -5 mA		1.4 V	1		v
	$I_{OH} = -8 \text{ mA}$		1.65 V	1.2		
	$I_{OH} = -9 \text{ mA}$		2.3 V	1.8		
	I <sub>OL</sub> = 100 μA		0.8 V to 2.7 V		0.2	
	I <sub>OL</sub> = 0.7 mA		0.8 V		0.25	
V	I <sub>OL</sub> = 3 mA		1.1 V		0.3	V
V <sub>OL</sub>	$I_{OL} = 5 \text{ mA}$		1.4 V		0.4	v
	I <sub>OL</sub> = 8 mA		1.65 V		0.45	
	I <sub>OL</sub> = 9 mA		2.3 V		0.6	
II D or CLK inputs	$V_{I} = V_{CC}$ or GND		0 to 2.7 V		±5	μΑ
l <sub>off</sub>	$V_{I} \text{ or } V_{O} = 2.7 \text{ V}$		0		±5	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND, $I_{C}$	<sub>D</sub> = 0	0.8 V to 2.7 V		10	μΑ
C <sub>i</sub>	$V_{I} = V_{CC}$ or GND		2.5 V		2.5	pF

(1) All typical values are at  $T_A = 25^{\circ}C$ .



## SN74AUC2G80 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

TEXAS INSTRUMENTS www.ti.com

SCES540C-JANUARY 2004-REVISED JANUARY 2007

#### Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 0.8 V	$V_{CC}$ = 1.2 V $\pm$ 0.1 V		$V_{CC}$ = 1.5 V ± 0.1 V		V <sub>CC</sub> = ± 0.7	= 1.8 V V <sub>CC</sub> = 0.15 V ± 0.		2.5 V 2 V	UNIT
		ТҮР	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	50		200		225		250		275	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	2.4	1		1		1		1		ns
t <sub>su</sub>	Setup time before CLK <sup>↑</sup>	1	0.8		0.6		0.6		0.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	0	0		0.1		0.1		0.5		ns

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = ± 0.	1.2 V 1 V	V <sub>CC</sub> = ± 0.	1.5 V 1 V	۷ <sub>C</sub>	<sub>c</sub> = 1.8 0.15 V	v	V <sub>CC</sub> = ± 0.		UNIT
	(INPUT)	(001901)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			50	200		225		250			275		MHz
t <sub>pd</sub>	CLK	Q	5	1	3.9	0.8	2.5	0.3	1	1.9	0.3	1.3	ns

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	۷ <sub>C</sub>	<sub>C</sub> = 1.8 \ 0.15 V	/	V <sub>CC</sub> = 2 ± 0.2	UNIT	
		(001101)	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			250			275		ns
t <sub>pd</sub>	CLK	Q	0.8	1.5	2.4	0.6	1.8	ns

#### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 


	PARAMETER		TEST	$V_{CC} = 0.8 V$	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	$V_{CC} = 2.5 V$	UNIT
			CONDITIONS	TYP	TYP TYP T		TYP	TYP	UNIT
		Data		16.9	17.2	18.6	21.4	29.5	
$C_{pd}$	Power dissipation capacitance	CLK	f <sub>clock</sub> = 10 MHz	1.1	1.1	1.2	1.4	2.5	pF
	capacitarioo	Total		18	18.3	19.8	22.8	32	





#### SN74AUC2G80 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP SCES540C-JANUARY 2004-REVISED JANUARY 2007

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_{L}$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>o</sub> = 50 Ω, slew rate ≥ 1 V/ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $\dot{t}_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{_{\text{PZL}}}$  and  $t_{_{\text{PZH}}}$  are the same as  $t_{_{\text{en}}}.$
  - G.  $t_{\mbox{\tiny PLH}}$  and  $t_{\mbox{\tiny PHL}}$  are the same as  $t_{\mbox{\tiny pd}}$

Figure 1. Load Circuit and Voltage Waveforms



23-Feb-2016

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74AUC2G80DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	U80 Z	Samples
SN74AUC2G80DCTRG4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	U80 Z	Samples
SN74AUC2G80DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(U80Q ~ U80R)	Samples
SN74AUC2G80YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(UX7 ~ UXN)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Addendum-Page 1



23-Feb-2016

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2



www.ti.com


**Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN74AUC2G80YEPR - IC D-TYPE POS TRG DUAL 8DSBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


TEXAS INSTRUMENTS

## PACKAGE MATERIALS INFORMATION

3-Feb-2016


## TAPE AND REEL INFORMATION





TAPE DIMENSIONS

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUC2G80DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74AUC2G80DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUC2G80DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUC2G80YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1




www.ti.com

**Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN74AUC2G80YEPR - IC D-TYPE POS TRG DUAL 8DSBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



## PACKAGE MATERIALS INFORMATION

3-Feb-2016




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUC2G80DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74AUC2G80DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUC2G80DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUC2G80YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0



### **MECHANICAL DATA**

MPDS049B - MAY 1999 - REVISED OCTOBER 2002



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion

D. Falls within JEDEC MO-187 variation DA.





## LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






### **MECHANICAL DATA**

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





### LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- Β. This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs. C.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






### **MECHANICAL DATA**

YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



Β. This drawing is subject to change without notice.

C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated