# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

ON Semiconductor NCP4672DR2G

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **NCP4672**

# Dual Linear Voltage Regulators with V<sub>in</sub> and V<sub>out</sub> Voltage Detector


The NCP4672 is a dual linear voltage regulator with input voltage and output voltage detectors. This part is useful in systems where multiple voltages are required such as for core and I/O. The NCP4672 is very accurate at 2% over full input voltage and full load current. The NCP4672 eliminates the need for external voltage supervision due to the two built in voltage detectors. The voltage detector on the input is set to 7.0 V. The output voltage detector is for channel 1 and is set to 2.9 V. An external capacitor is used to set the duration of this reset signal. Other features include short circuit protection and thermal shutdown protection. The NCP4672 has been designed to work with a 4.7  $\mu F$  output capacitor having an ESR between 0.1  $\Omega$  and 5.0  $\Omega$ .

#### **Features**

- Accuracy: 2% at Full Voltage and Load
- Excellent Ripple Rejection: 70 dB @ 1 kHz
- Voltage Detector for Input Voltage
- Voltage Detector for Output Voltage
- Programmable Delay of Reset Signal
- Thermal Short Circuit Protection
- This is a Pb-Free Device

### **Typical Application**

- Small Core and I/O Power
- Consumer Equipment
- Measurement Equipment
- Industrial Equipment



**Figure 1. Typical Application Circuit** 



### ON Semiconductor®

http://onsemi.com

### MARKING DIAGRAM



SOIC-8 NB SUFFIX CASE 751




4672 = Specific Device Code A = Assembly Location

L = Wafer Lot

Y = Year W = Work Week

# = Pb-Free Package

PIN CONFIGURATION



### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NCP4672DR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Datasheet of NCP4672DR2G - IC REG LDO 3.5V/1.8V 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# **NCP4672**

### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage	V <sub>inmax</sub>	<b>−</b> 0.3 ~ 18	V
Output Voltage	V <sub>out</sub>	-0.3 to V <sub>in</sub> + 0.3	V
Output Current 1 Output Current 2	I <sub>out1max</sub> I <sub>out2max</sub>	30 80	mA mA
Output Short Circuit Duration	-	Infinite	_
Power Dissipation and Thermal Characteristics – SOIC–8 Power Dissipation Thermal Resistance, Junction–to–Ambient Minimum Pad Size 200 mm² Pad Size (Note 1) Thermal Resistance, Junction–to–Case		Internally Limited 190 160 25	°C/W °C/W °C/W
Operating Junction Temperature Range	T <sub>stg</sub>	-40 to 125	°C
Storage Temperature Range	T <sub>solder</sub>	-55 to 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### **PIN DESCRIPTION**

Pin Number	Symbol	Description
1	V <sub>in RST</sub>	Open–collector, active–low output of the input voltage detector with hysteresis. Threshold levels are typical 7.0 V/ 7.35 V at $V_{CC}$ pin.
2	V <sub>o RST</sub>	Active–low output of the reset generator. Reset generator is based on sensing of the $V_{out1}$ voltage. Sensing is with hysteresis – threshold levels are typically 2.9 V/ 2.95 V at $V_{out1}$ . Reset is generated at rising edge of the $V_{out1}$ and it's duration is set by external capacitor connected to $C_D$ pin.
3	C <sub>D</sub>	Programmable delay of the reset generator. Delay is adjusted by inserting a capacitor between $C_D$ and GND (typically 10 ms for 10 nF capacitor).
4	V <sub>CC</sub>	Supply Voltage
5	V <sub>out2</sub>	1.8 V/ 80 mA LDO Regulator Output
6	GND2	Ground for V <sub>out2</sub> (internally connected with GND1)
7	GND1	Ground for V <sub>out1</sub> (internally connected with GND2)
8	V <sub>out1</sub>	3.5 V/30 mA LDO Regulator Output

### **RECOMMENDED CONDITIONS** (T<sub>A</sub> = 25°C, $C_{in}$ = 0.1 $\mu$ F Ceramic, $C_{out}$ = 4.7 $\mu$ F)

Characteristics	Symbol	Min	Тур	Max	Unit
Input Voltage	V <sub>in</sub>	3.8	12	16	V
Output Current (where V <sub>out</sub> remains within accuracy)	I <sub>out1</sub> I <sub>out2</sub>	0	-	20 70	mA

Refer to Figure 4 for more information.

Datasheet of NCP4672DR2G - IC REG LDO 3.5V/1.8V 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# NCP4672




Figure 1.

Datasheet of NCP4672DR2G - IC REG LDO 3.5V/1.8V 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### NCP4672


# **ELECTRICAL CHARACTERISTICS** ( $C_{in}$ = 0.1 $\mu$ F Ceramic, $C_{out}$ = 4.7 $\mu$ F with ESR = 0.1 – 5.0 $\Omega$ , $V_{in}$ = 12 V, $T_A$ = 25°C)

Output Voltage $V_{out1} \ (V_{in} = 4.5 \ V, \ I_{out1} = 20 \ mA)$ $V_{out2} \ (V_{in} = 4.5 \ V, \ I_{out2} = 40 \ mA)$ Line Regulation	$V_{adj}$	3.43			V
Line Pegulation		1.764	3.5 1.8	3.57 1.836	V
$V_{out1}$ ( $V_{in}$ = 4.5 V , $I_{out1}$ = 20 mA) $V_{out2}$ ( $V_{in}$ = 4.5 V to 10 V, $I_{out2}$ = 40 mA)	Reg <sub>line</sub>	- -	3.0 3.0	30 30	mV
Load Regulation $V_{out1}$ ( $V_{in}$ = 4.5 V, $I_{out1}$ = 0.1 mA to 20 mA) $V_{out2}$ ( $V_{in}$ = 4.5 V, $I_{out2}$ = 0.1 mA to 70 mA)	Reg <sub>load</sub>	- -	3.0 2.0	40 40	mV
Dropout Voltage $V_{out1}$ ( $V_{in} = 3.3 \text{ V}, I_{out1} = 20 \text{ mA}$ )	V <sub>in</sub> – V <sub>out1</sub>	-	150	300	mV
Ground Pin Current $  (V_{in} = 8.0 \text{ V}, I_{out1} = I_{out2} = 0 \text{ mA}) $ $  (V_{in} = 2.7 \text{ V}, I_{out1} = I_{out2} = 0 \text{ mA}, Rpu = infinite}) $	I <sub>GND</sub>	- -	1.0 3.0	2.0	mA
Short Current Limit  Vout1  Vout2	I <sub>SC</sub>	30 80	60 150	- -	mA
Thermal Shutdown		-	165	-	°C
Temperature Coefficient $ \begin{array}{l} V_{out1} \; (T_J = -30 \; to \; 85^{\circ}C, \; V_{in} = 4.5 \; V, \; I_{out1} = 20 \; mA) \\ V_{out2} \; (T_J = -30 \; to \; 85^{\circ}C, \; V_{in} = 4.5 \; V, \; I_{out2} = 40 \; mA) \end{array} $	T <sub>C</sub>	- -	100 100	- -	ppm/°C
Ripple Rejection (Note 6) $V_{out1} \ (V_{in} = 4.5 \ V, \ V_{ripple} = 1.0 \ V, \ I_{out1} = 20 \ mA, \ 120 \ Hz) \\ V_{out2} \ (V_{in} = 4.5 \ V, \ V_{ripple} = 1.0 \ V, \ I_{out2} = 40 \ mA, \ 120 \ Hz)$	R <sub>R</sub>	- -	65 70	- -	dB
Output Noise Voltage $ \begin{array}{l} \text{V}_{out1} \; (\text{V}_{in} = 4.5 \; \text{V},  f = 20 \; \text{Hz} - 80 \; \text{kHz},  I_{out1} = 20 \; \text{mA}) \\ \text{V}_{out2} \; (\text{V}_{in} = 4.5 \; \text{V},  f = 20 \; \text{Hz} - 80 \; \text{kHz},  I_{out2} = 40 \; \text{mA}) \end{array} $	V <sub>n</sub>	<u>-</u> -	80 50	- -	μV <sub>rms</sub>
V <sub>in</sub> Detect					
Detecting Voltage L (V <sub>in</sub> = H to L)	$V_{SLin}$	6.72	7.0	7.28	V
Detecting Voltage H (V <sub>in</sub> = L to H)	$V_{SHin}$	-	7.35	-	V
Hysteresis Voltage (V <sub>in</sub> = H to L to H)	$\Delta$ V $_{\text{Sin}}$	140	350	560	mV
$V_{SLin}$ Temperature Coefficient (T <sub>J</sub> = $-30^{\circ}$ C to $+85^{\circ}$ C)	$V_{Slin} T_{C}$	-	100	-	ppm/°C
Low–Level Output Voltage ( $V_{in}$ = 6.0 V, Vt1 = 5.0 V, Rt1 = 10 k $\Omega$ ) (Note 5) Threshold Operating Voltage ( $V_{OPLin}$ = Vt1 = 1.0 V)	V <sub>OLin1</sub> V <sub>OLin2</sub>	- -	100 -	200 0.4	mV V
V <sub>out</sub> Detect					
Detecting Voltage L (V <sub>in</sub> = H to L)	$V_{SLout}$	2.78	2.9	3.020	V
Detecting Voltage H (V <sub>in</sub> = L to H)	V <sub>SHout</sub>	-	2.95	-	V
Hysteresis Voltage (V <sub>in</sub> = H to L to H)	Δ V <sub>Sout</sub>	25	50	100	mV
V <sub>SLin</sub> Temperature Coefficient (T <sub>J</sub> = −30°C to +85°C)	V <sub>SLin</sub> T <sub>C</sub>	-	100	-	ppm/°C
Low-Level Output Voltage (V <sub>out1</sub> = 2.6 V) Threshold Operating Voltage (V <sub>OPLout</sub> = 0.85 V)	V <sub>OLout1</sub> V <sub>OLout2</sub>	- -	100 –	200 0.4	mV V
Reset Delay Time (C <sub>D</sub> = 10 nF)	t <sub>PLH</sub>	5	10	15	ms
"L" Transmission Delay Time (C <sub>D</sub> = 10 nF)	t <sub>PHL</sub>	=	30	90	μs

This device series contains ESD protection and exceeds the following tests: Human Body Model 2000 V per MIL–STD–883, Method 3015 Machine Model Method 200 V.

- 3. The maximum package power dissipation is: PD =  $\frac{TJ(max) TA}{Ra \, IA}$
- 4. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
- 5. Refer to Figure 3.
- 6. Guaranteed by design.

### **NCP4672**



 $<sup>\</sup>ensuremath{^{\star}};\ensuremath{\,\text{V}_{\text{OPLin}}}$  shows theoretical on this chart. V<sub>OPLin</sub> spec. must be specified on Pin 1 voltage (0.4 V)

Figure 2. Dual Regulator Timing




Figure 3. Threshold Operating Voltage V<sub>OPLin</sub> Under Condition V<sub>OLin</sub> = 0.4 V

 $<sup>^{\</sup>star};$   $V_{\mbox{\scriptsize OPLout}}$  shows theoretical on this chart. V<sub>OPLout</sub> spec. must be specified on Pin 2 voltage (0.4 V)

Datasheet of NCP4672DR2G - IC REG LDO 3.5V/1.8V 8SOIC

# **NCP4672**

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com





Figure 4. SOP-8 Thermal Resistance versus P.C.B. Copper Area






Figure 5. Quiescent Current versus Input Voltage

Figure 6. Peak Current Limit






Figure 7. Delay Time versus Capacitance


# **NCP4672**



Y<sub>O</sub> RST V<sub>O</sub> RST V<sub>O</sub> RST V<sub>O</sub> RST TIME (ms)

Figure 8.  $V_{in}$  and  $V_{in \ RST}$  versus Time








Figure 10. Vout1 Ripple Rejection

Figure 11. Vout2 Ripple Rejection




Datasheet of NCP4672DR2G - IC REG LDO 3.5V/1.8V 8SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### **NCP4672**

#### PACKAGE DIMENSIONS

### SOIC-8 **NB SUFFIX** CASE 751-07 **ISSUE AH**




#### NOTES

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PER SIDE.

  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT
  MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE, NEW STANDARD IS 751-07

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.05	0 BSC	
Н	0.10	0.25	0.004	0.010	
ے	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
M	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

#### **SOLDERING FOOTPRINT\***



 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 6:1

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was reading the design or manufacture of the part. SCILLC is an Egual associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative