

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[ON Semiconductor](#)
[NIF5002NT3](#)

For any questions, you can email us directly:

sales@integrated-circuit.com

NIF5002N

Preferred Device

Self-Protected FET with Temperature and Current Limit

42 V, 2.0 A, Single N-Channel, SOT-223

HDPlus™ devices are an advanced series of power MOSFETs which utilize ON Semiconductors latest MOSFET technology process to achieve the lowest possible on-resistance per silicon area while incorporating smart features. Integrated thermal and current limits work together to provide short circuit protection. The devices feature an integrated Drain-to-Gate Clamp that enables them to withstand high energy in the avalanche mode. The Clamp also provides additional safety margin against unexpected voltage transients. Electrostatic Discharge (ESD) protection is provided by an integrated Gate-to-Source Clamp.

Features

- Current Limitation
- Thermal Shutdown with Automatic Restart
- Short Circuit Protection
- I_{DSS} Specified at Elevated Temperature
- Avalanche Energy Specified
- Slew Rate Control for Low Noise Switching
- Overvoltage Clamped Protection
- Pb-Free Packages are Available

Applications

- Lighting
- Solenoids
- Small Motors

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	V_{DSS}	42	V
Drain-to-Gate Voltage Internally Clamped ($R_G = 1.0\text{ M}\Omega$)	V_{DGR}	42	V
Gate-to-Source Voltage	V_{GS}	± 14	V
Continuous Drain Current	I_D	Internally Limited	
Power Dissipation	P_D	@ $T_A = 25^\circ\text{C}$ (Note 1)	1.1
		@ $T_A = 25^\circ\text{C}$ (Note 2)	1.7
		@ $T_T = 25^\circ\text{C}$ (Note 3)	8.9
Operating Junction and Storage Temperature	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy ($V_{DD} = 32\text{ V}$, $V_G = 5.0\text{ V}$, $I_{PK} = 1.0\text{ A}$, $L = 300\text{ mH}$, $R_{G(ext)} = 25\ \Omega$)	E_{AS}	150	mJ

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.




ON Semiconductor®

http://onsemi.com


$V_{(BR)DSS}$ (Clamped)	$R_{DS(ON)}$ TYP	I_D MAX
42 V	165 m Ω @ 10 V	2.0 A*

*Max current limit value is dependent on input condition.



SOT-223
CASE 318E
STYLE 3

MARKING DIAGRAM



A = Assembly Location
 Y = Year
 W = Work Week
 5002N = Specific Device Code
 ■ = Pb-Free Package
 (Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.

NIF5002N

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Junction-to-Ambient – Steady State (Note 1)	$R_{\theta JA}$	114	$^{\circ}\text{C/W}$
Junction-to-Ambient – Steady State (Note 2)	$R_{\theta JA}$	72	
Junction-to-Tab – Steady State (Note 3)	$R_{\theta JT}$	14	

1. Surface-mounted onto min pad FR4 PCB, (2 oz. Cu, 0.06" thick).
2. Surface-mounted onto 2" sq. FR4 board (1" sq., 1 oz. Cu, 0.06" thick).
3. Surface-mounted onto min pad FR4 PCB, (2 oz. Cu, 0.06" thick).

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
-----------	--------	----------------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (Note 4)	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 10\text{ mA}$	$T_J = 25^{\circ}\text{C}$	42	46	55	V
			$T_J = 150^{\circ}\text{C}$	40	45	55	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{GS} = 0\text{ V}, V_{DS} = 32\text{ V}$	$T_J = 25^{\circ}\text{C}$		0.25	4.0	μA
			$T_J = 150^{\circ}\text{C}$		1.1	20	
Gate Input Current	I_{GSSF}	$V_{DS} = 0\text{ V}, V_{GS} = 5.0\text{ V}$		50	100	μA	

ON CHARACTERISTICS (Note 4)

Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 150\text{ }\mu\text{A}$	1.3	1.8	2.2	V	
Gate Threshold Temperature Coefficient	$V_{GS(th)}/T_J$			4.0	6.0	$-\text{mV}/^{\circ}\text{C}$	
Static Drain-to-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 1.7\text{ A}$	$T_J = 25^{\circ}\text{C}$		165	200	$\text{m}\Omega$
			$T_J = 150^{\circ}\text{C}$		305	400	
		$V_{GS} = 5.0\text{ V}, I_D = 1.7\text{ A}$	$T_J = 25^{\circ}\text{C}$		195	230	
			$T_J = 150^{\circ}\text{C}$		360	460	
		$V_{GS} = 5.0\text{ V}, I_D = 0.5\text{ A}$	$T_J = 25^{\circ}\text{C}$		190	230	
			$T_J = 150^{\circ}\text{C}$		350	460	
Source-Drain Forward On Voltage	V_{SD}	$V_{GS} = 0\text{ V}, I_S = 7.0\text{ A}$		1.0		V	

SWITCHING CHARACTERISTICS

Turn-on Time	$t_{d(on)}$	$V_{GS} = 10\text{ V}, V_{DD} = 12\text{ V}, I_D = 2.5\text{ A}, R_L = 4.7\text{ }\Omega, (10\% V_{in} \text{ to } 90\% I_D)$		20	30	μs
Turn-off Time	$t_{d(off)}$			65	100	
Slew Rate On	dV_{DS}/dt_{on}	$R_L = 4.7\text{ }\Omega, V_{in} = 0 \text{ to } 10\text{ V}, V_{DD} = 12\text{ V}, 70\% \text{ to } 50\%$		1.2		$\text{V}/\mu\text{s}$
Slew-Rate Off	dV_{DS}/dt_{off}	$R_L = 4.7\text{ }\Omega, V_{in} = 0 \text{ to } 10\text{ V}, V_{DD} = 12\text{ V}, 50\% \text{ to } 70\%$		0.5		

SELF PROTECTION CHARACTERISTICS ($T_J = 25^{\circ}\text{C}$ unless otherwise noted) (Note 5)

Current Limit	I_{LIM}	$V_{DS} = 10\text{ V}, V_{GS} = 5.0\text{ V}$	$T_J = 25^{\circ}\text{C}$	3.1	4.7	6.3	A
			$T_J = 150^{\circ}\text{C}$	2.0	3.2	4.3	
		$V_{DS} = 10\text{ V}, V_{GS} = 10\text{ V}$	$T_J = 25^{\circ}\text{C}$	3.8	5.7	7.6	
			$T_J = 150^{\circ}\text{C}$	2.8	4.3	5.7	
Temperature Limit (Turn-off)	$T_{LIM(off)}$	$V_{GS} = 5.0\text{ V}$	150	175	200	$^{\circ}\text{C}$	
Temperature Limit (Circuit Reset)	$T_{LIM(on)}$	$V_{GS} = 5.0\text{ V}$	135	160	185		
Temperature Limit (Turn-off)	$T_{LIM(off)}$	$V_{GS} = 10\text{ V}$	150	165	185		
Temperature Limit (Circuit Reset)	$T_{LIM(on)}$	$V_{GS} = 10\text{ V}$	135	150	170		

ESD ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}\text{C}$ unless otherwise noted)

Electro-Static Discharge Capability	ESD	Human Body Model (HBM)	4000			V
		Machine Model (MM)	400			

4. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2\%$.
5. Fault conditions are viewed as beyond the normal operating range of the part.

NIF5002N

TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

NIF5002N

TYPICAL PERFORMANCE CURVES




Figure 7. Diode Forward Voltage vs. Current




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Thermal Response

ORDERING INFORMATION

Device	Package	Shipping†
NIF5002NT1	SOT-223	1000 / Tape & Reel
NIF5002NT1G	SOT-223 (Pb-Free)	1000 / Tape & Reel
NIF5002NT3	SOT-223	4000 / Tape & Reel
NIF5002NT3G	SOT-223 (Pb-Free)	4000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


NIF5002N

PACKAGE DIMENSIONS

SOT-223 (TO-261)

CASE 318E-04

ISSUE L



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.50	1.63	1.75	0.060	0.064	0.068
A1	0.02	0.06	0.10	0.001	0.002	0.004
b	0.60	0.75	0.89	0.024	0.030	0.035
b1	2.90	3.06	3.20	0.115	0.121	0.126
c	0.24	0.29	0.35	0.009	0.012	0.014
D	6.30	6.50	6.70	0.249	0.256	0.263
E	3.30	3.50	3.70	0.130	0.138	0.145
e	2.20	2.30	2.40	0.087	0.091	0.094
e1	0.85	0.94	1.05	0.033	0.037	0.041
L1	1.50	1.75	2.00	0.060	0.069	0.078
HE	6.70	7.00	7.30	0.264	0.276	0.287
θ	0°	-	10°	0°	-	10°

STYLE 3:

- PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

HDPlus is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082-1312 USA
Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada
Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850

ON Semiconductor Website: <http://onsemi.com>

Order Literature: <http://www.onsemi.com/litorder>

For additional information, please contact your local Sales Representative.