# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

ON Semiconductor 74FST3126DR2

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### 74FST3126

### **4-Bit Bus Switch**

The ON Semiconductor 74FST3126 is a quad, high performance switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low  $R_{\rm ON}$  and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

The device consists of four independent 1-bit switches with separate Output/Enable (OE) pins. Port A is connected to Port B when OE is high. If OE is low, the switch is high Z.

#### **Features**

- $R_{ON} < 4 \Omega$  Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible With QS3126, FST3126, CBT3126
- All Popular Packages: QSOP-16, TSSOP-14, SOIC-14
- All Devices in Package TSSOP are Inherently Pb-Free\*




Figure 1. Pin Assignment for SOIC and TSSOP





Figure 2. Pin Assignment for QSOP



#### ON Semiconductor®

http://onsemi.com



# PIN NAMES Week

Υ

W. WW

Pin	Description			
OE <sub>1</sub> , OE <sub>2</sub> , OE <sub>3</sub> , OE <sub>4</sub>	Bus Switch Enables			
1A, 2A, 3A, 4A	Bus A			
1B, 2B, 3B, 4B	Bus B			
NC	Not Connected			

Year

Work

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

1

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Datasheet of 74FST3126DR2 - IC BUS SWITCH 4BIT 14SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### 74FST3126




Figure 3. Logic Diagram

#### TRUTH TABLE

Inputs	Outputs
OE.	A, B
L	SOZHI
Н	A = B

### **ORDERING INFORMATION**

Device Ord	der Number	Package	Shipping <sup>†</sup>
74FST3126D		SOIC-14	55 Units / Rail
74FST3126DR2	60.	SOIC-14	2500 Units / Tape & Reel
74FST3126DT	ck opk	TSSOP* (Pb-Free)	96 Units / Rail
74FST3126DTR2	CA OF	TSSOP* (Pb-Free)	2500 Units / Tape & Reel
74FST3126QS	O.	QSOP-16	96 Units / Rail
74FST3126QSR	*	QSOP-16	2500 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>This package is inherently Pb-Free.

Datasheet of 74FST3126DR2 - IC BUS SWITCH 4BIT 14SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### 74FST3126

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	-0.5 to +7.0	V
Vo	DC Output Voltage	-0.5 to +7.0	V
I <sub>IK</sub>	DC Input Diode Current $V_I < GN$	D -50	mA
lok	DC Output Diode Current V <sub>O</sub> < GN	D -50	mA
I <sub>O</sub>	DC Output Sink Current	128	mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	± 100	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias	+150	°C
ΑΓθ	Thermal Resistance (Note 1)  SOI TSSO QSO	P 170	°C/W
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 28 to 3	4 UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage Human Body Model (Note: Machine Model (Note: Section 1)		V
I <sub>Latchup</sub>	Latchup Performance Above V <sub>CC</sub> and Below GND at 85°C (Note	± 500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.

- Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- Tested to EIA/JESD78.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage Operating, Data Reter	ntion Only 4.0	5.5	V
VI	Input Voltage	(Note 5) 0	5.5	V
V <sub>O</sub>	Output Voltage (HIGH or LC	OW State) 0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Free-Air Temperature	-40	+ 85	°C
Δt/ΔV	Input Transition Rise or Fall Rate Switch Co.	ntrol Input 0 Switch I/O 0	5 DC	ns/V

<sup>5.</sup> Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.

Datasheet of 74FST3126DR2 - IC BUS SWITCH 4BIT 14SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### 74FST3126

#### DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	T <sub>A</sub> = -	40°C to	+85°C	
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	Unit
V <sub>IK</sub>	Clamp Diode Resistance	I <sub>IN</sub> = -18mA	4.5			-1.2	V
V <sub>IH</sub>	High-Level Input Voltage		4.0 to 5.5	2.0			V
V <sub>IL</sub>	Low-Level Input Voltage		4.0 to 5.5			0.8	V
II	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	5.5			±1.0	μΑ
l <sub>OZ</sub>	OFF-STATE Leakage Current	$0 \le A, B \le V_{CC}$	5.5			±1.0	μΑ
R <sub>ON</sub>	Switch On Resistance (Note 6)	$V_{IN} = 0 \text{ V}, I_{IN} = 64 \text{ mA}$	4.5		4	7	Ω
		V <sub>IN</sub> = 0 V, I <sub>IN</sub> = 30 mA	4.5		4	7	
		V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA	4.5		8	15	
		V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA	4.0		11	20	
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND, I <sub>OUT</sub> = 0	5.5			3	μΑ
$\Delta I_{CC}$	Increase In I <sub>CC</sub> per Input	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5			2.5	mA

#### **AC ELECTRICAL CHARACTERISTICS**

				Ţ	Limit			-
			365	V <sub>CC</sub> = 4.5	5 to 5.5 V	V <sub>CC</sub> =	4.0 V	
Symbol	Parameter	Conditions	Figures	Min	Max	Min	Max	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay Bus to Bus (Note 7)	V <sub>I</sub> = OPEN	4 and 5	RIF	0.25		0.25	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	$V_I = 7 \text{ V for } t_{PZL}$ $V_I = \text{OPEN for } t_{PZH}$	4 and 5	1.0	4.5		5.0	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	$V_I = 7 \text{ V for } t_{PLZ}$ $V_I = \text{OPEN for } t_{PHZ}$	4 and 5	1.5	5.7		6.2	ns

<sup>7.</sup> This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

#### **CAPACITANCE** (Note 8)

Symbol	Parameter	Conditions	Тур	Max	Unit
C <sub>IN</sub>	Control Pin Input Capacitance	V <sub>CC</sub> = 5.0 V	3		pF
C <sub>I/O</sub>	Input/Output Capacitance	V <sub>CC</sub> = 5.0 V, OE = 0 V	5		pF


<sup>8.</sup>  $T_A = +25$ °C, f = 1 MHz, Capacitance is characterized but not tested.

<sup>\*</sup>Typical values are at  $V_{CC}$  = 5.0 V and  $T_A$  = 25°C. 6. Measured by the voltage drop between A and B pins at the indicated current through the switch.



### 74FST3126

#### **AC Loading and Waveforms**



#### NOTES:

- 1. Input driven by 50  $\Omega$  source terminated in 50  $\Omega.$
- 2. CL includes load and stray capacitance.
- $*C_L = 50 pF$

Figure 4. AC Test Circuit




Figure 5. Propagation Delays




Figure 6. Enable/Disable Delays


Datasheet of 74FST3126DR2 - IC BUS SWITCH 4BIT 14SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### 74FST3126

#### PACKAGE DIMENSIONS

SOIC-14 **D SUFFIX** CASE 751A-03 ISSUE G




#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
- 2. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE
- PEH SIDE.
  DIMENSION D DOES NOT INCLUDE
  DAMBAR PROTRUSION. ALLOWABLE
  DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0 0	7°	0 °	7°
ı P	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AND TOLERANCING PER AINSI
  Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A DOES NOT INCLUDE MOLD FLASH,
  PROTRUSIONS OR GATE BURRS. MOLD FLASH
  OR GATE BURRS SHALL NOT EXCEED 0.15
  (0.006) PER SIDE.
- UJUDB PER SIDE.

  DIMENSION B DOES NOT INCLUDE INTERLEAD
  FLASH OR PROTRUSION. INTERLEAD FLASH OR
  PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- PEH SIDE.

  DIMENSION K DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
  EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252 BSC	
M	0°	8°	0°	8°




Datasheet of 74FST3126DR2 - IC BUS SWITCH 4BIT 14SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### 74FST3126

#### PACKAGE DIMENSIONS


QSOP-16 **QS SUFFIX** CASE 492-01 **ISSUE O** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- CON HOLLING DIMENSION: NICH.
  THE BOTTOM PACKAGE SHALL BE BIGGER
  THAN THE TOP PACKAGE BY 4 MILS (NOTE:
  LEAD SIDE ONLY). BOTTOM PACKAGE
  DIMENSION SHALL FOLLOW THE DIMENSION
  STATED IN THIS DRAWING.
- PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS
- BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY

	INCHES		MILLIM	ETERS
DIM	MAX	MIN	MAX	MIN
Α	0.189	0.196	4.80	4.98
В	0.150	0.157	3.81	3.99
C	0.061	0.068	1.55	1.73
D	0.008	0.012	0.20	0.31
F	0.016	0.035	0.41	0.89
G	0.025	BSC	0.64	BSC
H.	0.008	0.018	0.20	0.46
J	0.0098	0.0075	0.249	0.191
K	0.004	0.010	0.10	0.25
L	0.230	0.244	5.84	6.20
M	0°	8 °	0°	8 °
N	0°	7°	0°	7°
Р	0.007	0.011	0.18	0.28
Q	0.020	DIA	0.51	DIA
R	0.025	0.035	0.64	0.89
U	0.025	0.035	0.64	0.89
٧	0°	8°	0°	8°



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC post oncorrey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative