

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
TS3A5017DBQR

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com













TS3A5017

SCDS188E - JANUARY 2005-REVISED APRIL 2015

TS3A5017 Dual SP4T Analog Switch / Multiplexer / Demultiplexer

1 Features

- Isolation in the Powered-Down Mode, V₊ = 0
- Low ON-State Resistance
- · Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 2.3-V to 3.6-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

2 Applications

- · Sample-and-Hold Circuits
- Battery-Powered Equipment
- Audio and Video Signal Routing
- Communication Circuits

3 Description


The TS3A5017 device is a dual single-pole quadruple-throw (4:1) analog switch that is designed to operate from 2.3 V to 3.6 V. This device can handle both digital and analog signals, and signals up to V_{+} can be transmitted in either direction.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SOIC (16)	9.90 mm × 3.90 mm		
	SSOP (16)	4.90 mm × 3.90 mm		
TS3A5017	TSSOP (16)	5.00 mm × 4.40 mm		
133A3017	TVSOP (16)	4.40 mm × 3.60 mm		
	UQFN (16)	2.50 mm × 1.80 mm		
	VQFN (16)	4.00 mm × 3.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram





Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TS3A5017

SCDS188E - JANUARY 2005-REVISED APRIL 2015

www.ti.com

1	Features 1		8.2 Functional Block Diagram	14
2	Applications 1		8.3 Feature Description	14
3	Description 1		8.4 Device Functional Modes	15
4	Revision History2	9	Application and Implementation	16
5	Pin Configuration and Functions		9.1 Application Information	16
6	Specifications4		9.2 Typical Application	16
•	6.1 Absolute Maximum Ratings 4	10	Power Supply Recommendations	17
	6.2 ESD Ratings	11	Layout	17
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	17
	6.4 Thermal Information		11.2 Layout Example	18
	6.5 Electrical Characteristics for 3.3-V Supply 5	12	Device and Documentation Support	19
	6.6 Electrical Characteristics for 2.5-V Supply 6		12.1 Device Support	19
	6.7 Switching Characteristics for 3.3-V supply		12.2 Documentation Support	<mark>20</mark>
	6.8 Switching Characteristics for 2.5-V supply		12.3 Trademarks	
	6.9 Typical Characteristics8		12.4 Electrostatic Discharge Caution	20
7	Parameter Measurement Information		12.5 Glossary	20
8	Detailed Description 14	13	Mechanical, Packaging, and Orderable Information	21
	8.1 Overview			

4 Revision History

Changes from Revision D (December 2008) to Revision E

Page

•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
	Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
	Mechanical, Packaging, and Orderable Information section
	2 2 2 2 2 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2

Deleted Ordering Information table.

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




www.ti.com

TS3A5017


SCDS188E - JANUARY 2005-REVISED APRIL 2015

5 Pin Configuration and Functions

D, DBQ, DGV, and PW Package 16-Pin SOIC, SSOP, TVSOP and TSSOP (Top View)




RGY Package 16-Pin VQFN (Top View)



If exposed center pad is used, it must be connected as a secondary ground or left electrically open.

RSV Package 16-Pin UQFN (Top View)



Pin Functions

PIN				
NAME	SOIC, SSOP, TVSOP, TSSOP, VQFN NO.	UQFN NO.	TYPE	DESCRIPTION
1D	7	5	I/O	Common path for switch 1
1 EN	1	15	I	Active-low enable for switch 1
1S1	6	4	I/O	Switch 1 channel 1
1S2	5	3	I/O	Switch 1 channel 2
1S3	4	2	I/O	Switch 1 channel 3
1S4	3	1	I/O	Switch 1 channel 4
2D	9	7	I/O	Common path for switch 2
2EN	15	13	I	Active-low enable for switch 2
2S1	10	8	I/O	Switch 2 channel 1
2S2	11	9	I/O	Switch 2 channel 2
2S3	12	10	I/O	Switch 2 channel 3
2S4	13	11	I/O	Switch 2 channel 4
GND	8	6	-	Ground
IN1	14	12	I	Switch 1 input select
IN2	2	16	I	Switch 2 input select
V+	16	14	-	Supply voltage

Product Folder Links: TS3A5017

Copyright © 2005-2015, Texas Instruments Incorporated

Submit Documentation Feedback

3



Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TS3A5017

SCDS188E - JANUARY 2005 - REVISED APRIL 2015

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
V ₊	Supply voltage ⁽³⁾	Supply voltage ⁽³⁾			V
V_S, V_D	Analog voltage ⁽³⁾⁽⁴⁾		-0.5	4.6	V
I _{SK} , I _{DK}	Analog port clamp current	V _S , V _D < 0	-50		mA
I _S , I _D	ON-state switch current	V_S , $V_D = 0$ to 7 V	-128	128	mA
VI	Digital input voltage		-0.5	4.6	V
I _{IK}	Digital input clamp current (3)(4)	V _I < 0	-50		mA
l ₊	Continuous current through V ₊			100	mA
I _{GND}	Continuous current through GND		-100		mA
T _{sta}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I/O}	Switch input/output voltage range	0	3.6	V
V+	Supply voltage range	2.3	3.6	V
VI	Control input voltage range	0	3.6	V
T _A	Operating Temperature Range	-40	85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TS3A5018						
		D (SOIC)	OIC) DBQ DGV PW RGY RSV (SSOP) (TVSOP) (TSSOP) (VQFN)		RSV (UQFN)	UNIT		
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73	82	120	108	91.6	184	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽⁴⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TS3A5017

SCDS188E - JANUARY 2005 - REVISED APRIL 2015

6.5 Electrical Characteristics for 3.3-V Supply

 $V_{+} = 2.7 \text{ V}$ to 3.6 V, $T_{A} = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ (unless otherwise noted)⁽¹⁾

PAR	RAMETER	TEST CO	NDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Swit	tch								
V _D , V _S	Analog signal range					0		V ₊	V
r _{on}	ON-state resistance	$0 \le V_S \le V_+,$ $I_D = -32 \text{ mA},$	Switch ON, see Figure 12	25°C Full	3 V		11	12 14	Ω
	ON-state			25°C			1	2	
Δr_{on}	resistance match between channels	$V_S = 2.1 \text{ V},$ $I_D = -32 \text{ mA},$	Switch ON, see Figure 12	Full	3 V			3	Ω
	ON-state	$0 \le V_S \le V_+$	Switch ON,	25°C	- 1.		7	9	_
r _{on(flat)}	resistance flatness	$I_D = -32 \text{ mA},$	see Figure 12	Full	3 V			10	Ω
		$V_S = 1 \text{ V}, V_D = 3 \text{ V},$		25°C		-0.1	0.05	0.1	
I _{S(OFF)}	S OFF leakage	or $V_S = 3 \text{ V}, V_D = 1 \text{ V},$	Switch OFF,	Full	3.6 V	-0.2		0.2	
	current	$V_S = 0 \text{ to } 3.6 \text{ V},$	see Figure 13	25°C	0.1/	-1	0.5	1	μA
I _{SPWR(OFF)}		$V_D = 3.6 \text{ V to } 0,$		Full	0 V	-5		5	
		$V_S = 1 \text{ V}, V_D = 3 \text{ V},$		25°C		-0.1	0.05	0.1	
$I_{D(OFF)}$	D	or $V_S = 3 \text{ V}, V_D = 1 \text{ V},$	Switch OFF,	Full	3.6 V	-0.2		0.2	μΑ
	OFF leakage current	$V_D = 0 \text{ to } 3.6 \text{ V},$	see Figure 13	25°C		-1	0.5	1	
I _{DPWR(OFF)}		$V_S = 3.6 \text{ V to } 0,$		Full	0 V	-5		5	
	S	V _S = 1 V, V _D = Open,	Switch ON,	25°C		-0.1		0.1	
I _{S(ON)}	ON leakage current	or $V_S = 3 \text{ V}, V_D = \text{Open},$	see Figure 14	Full	3.6 V	-0.2		0.2	μA
	D	V 1 V V Open 25°C	25°C		-0.1	0.05	0.1		
$I_{D(ON)}$	ON leakage current	or $V_D = 3 V$, $V_S = Open$,	Switch ON, see Figure 14	Full	3.6 V	-0.2		0.2	μA
Digital Cont	trol Inputs (IN1, IN								
V _{IH}	Input logic high			Full		2		V ₊	V
V _{IL}	Input logic low			Full		0		0.8	V
	Input leakage	V V 0		25°C	2.6.1/	-1	0.05	1	
I _{IH} , I _{IL}	current	$V_I = V_+ \text{ or } 0$		Full	3.6 V	-1		1	μA
$Q_{\mathbb{C}}$	Charge injection	$\begin{aligned} V_{GEN} &= 0, \ R_{GEN} = 0, \\ C_L &= 0.1 \ nF, \end{aligned}$	See Figure 21	25°C	3.3 V		5		рС
C _{S(OFF)}	S OFF capacitance	V _S = V ₊ or GND, Switch OFF,	See Figure 15	25°C	3.3 V		4.5		pF
$C_{D(OFF)}$	D OFF capacitance	V _D = V ₊ or GND, Switch OFF,	See Figure 15	25°C	3.3 V		19		pF
C _{S(ON)}	S ON capacitance	V _S = V ₊ or GND, Switch ON,	See Figure 15	25°C	3.3 V		25		pF
C _{D(ON)}	D ON capacitance	V _D = V ₊ or GND, Switch ON,	See Figure 15	25°C	3.3 V		25		pF
C _I	Digital input capacitance	$V_I = V_+$ or GND,	See Figure 15	25°C	3.3 V		2		pF
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	See Figure 17	25°C	3.3 V		165		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, f = 1 MHz,	See Figure 18	25°C	3.3 V		-48		dB

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽²⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TS3A5017

SCDS188E - JANUARY 2005-REVISED APRIL 2015

www.ti.com

Electrical Characteristics for 3.3-V Supply (continued)

 $V_{+} = 2.7 \text{ V to } 3.6 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}^{(1)}$

		,	•					
PARAMETER		TEST	TEST CONDITIONS		V ₊	MIN TYP N	IAX	UNIT
X_{TALK}	Crosstalk	$R_L = 50 \Omega$, f = 1 MHz,	See Figure 19	25°C	3.3 V	-49		dB
X _{TALK(ADJ)}	Crosstalk adjacent	$R_L = 50 \Omega$, f = 1 MHz,	See Figure 20	25°C	3.3 V	-74		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, see Figure 22	25°C	3.3 V	0.21%		
Supply								
	Positive supply	$V_1 = V_+ \text{ or GND},$	Switch ON or OFF	25°C	3.6 V	2.5	7	
I ₊	current	$v_1 = v_+$ or GND,	SWILCH ON OF OFF	Full	3.0 V		10	μA

6.6 Electrical Characteristics for 2.5-V Supply

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)⁽¹⁾

PA	RAMETER	TEST CO	NDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Swit	ch								
V _D , V _S	Analog signal range					0		V ₊	V
r _{on}	ON-state resistance	$0 \le V_S \le V_+,$ $I_D = -24 \text{ mA},$	Switch ON, see Figure 12	25°C Full	2.3 V		20.5	22 24	Ω
Δr_{on}	ON-state resistance match between channels	$V_S = 1.6 \text{ V},$ $I_D = -24 \text{ mA},$	Switch ON, see Figure 12	25°C Full	2.3 V		1	3	Ω
r _{on(flat)}	ON-state resistance flatness	$0 \le V_S \le V_+,$ $I_D = -24 \text{ mA},$	Switch ON, see Figure 12	25°C Full	2.3 V		16	18 20	Ω
		$V_S = 0.5 \text{ V}, V_D = 2.2 \text{ V},$		25°C		-0.1	0.05	0.1	
I _{S(OFF)}	S OFF leakage	or $V_S = 2.2 \text{ V}, V_D = 0.5 \text{ V},$	Switch OFF,	Full	2.7 V	-0.2		0.2	μA
1	current	$V_S = 0 \text{ to } 2.7 \text{ V},$	see Figure 13	25°C	0 V	-1	0.5	1	μ/ (
SPWR(OFF)		$V_D = 2.7 \text{ V to } 0,$		Full	O V	- 5		5	
		$V_S = 0.5 \text{ V}, V_D = 2.2 \text{ V},$		25°C	2.7 V - 0 V	-0.1	0.05	0.1	
I _{D(OFF)}	D OFF leakage	or $V_S = 2.2 \text{ V}, V_D = 0.5 \text{V},$		Full		-0.2		0.2	μA
I _{DPWR(OFF)}	current	$V_D = 0 \text{ to } 2.7 \text{ V},$		25°C		-1	0.5	1	
'DPWR(OFF)		$V_S = 2.7 \text{ V to 0},$		Full		- 5		5	
	S ON leakage	$V_S = 0.5 \text{ V}, V_D = \text{Open},$	Switch ON,	25°C	2.7 V	-0.1	0.05	0.1	μA
I _{S(ON)}	current	$V_S = 2.2 \text{ V}, V_D = \text{Open},$	see Figure 14	Full	2.7 V	-0.2		0.2	μΑ
	D ON Jackson	$V_D = 0.5 \text{ V}, V_S = \text{Open},$	Switch ON,	25°C	0.7.1/	-0.1	0.05	0.1	
I _{D(ON)}	ON leakage current	or $V_D = 2.2 \text{ V}, V_S = \text{Open},$	see Figure 14	Full	2.7 V	-0.2		0.2	μA
Digital Cont	rol Inputs (IN1, IN2,	EN) ⁽²⁾				•			
V_{IH}	Input logic high			Full		1.7		V ₊	V
V_{IL}	Input logic low			Full		0		0.7	V
I _{IH} , I _{IL}	Input leakage	$V_1 = V_+ \text{ or } 0$		25°C	2.7 V	-1	0.05	1	μA
'IH' 'IL	current	V1 - V+ OI O		Full	2.7 V	-1		1	μ, ι
Q_{C}	Charge injection	$V_{GEN} = 0, R_{GEN} = 0,$ $C_{L} = 0.1 nF,$	See Figure 21	25°C	2.5 V				рС
$C_{\text{S(OFF)}}$	S OFF capacitance	V _S = V ₊ or GND, Switch OFF,	See Figure 15	25°C	2.5 V		4.5		pF

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽²⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

www.ti.com

Distributor of Texas Instruments: Excellent Integrated System Limited

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TS3A5017

SCDS188E - JANUARY 2005-REVISED APRIL 2015

Electrical Characteristics for 2.5-V Supply (continued)

 $V_{+} = 2.3 \text{ V to } 2.7 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}^{(1)}$

PARAMETER		TES	CONDITIONS	T _A	V ₊	MIN TYP I	MAX	UNIT
C _{D(OFF)}	D OFF capacitance	$V_D = V_+$ or GND, Switch OFF,	See Figure 15	25°C	2.5 V	18.5		pF
C _{S(ON)}	S ON capacitance	$V_S = V_+ \text{ or GND},$ Switch ON,	See Figure 15	25°C	2.5 V	24		pF
C _{D(ON)}	D ON capacitance	$V_D = V_+ \text{ or GND},$ Switch ON,	See Figure 15	25°C	2.5 V	24		pF
C _I	Digital input capacitance	$V_I = V_+ \text{ or GND},$	See Figure 15	25°C	2.5 V	2		pF
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	See Figure 17	25°C	2.5 V	165		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, f = 1 MHz,	See Figure 18	25°C	2.5 V	-48		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, f = 1 MHz,	See Figure 19	25°C	2.5 V	-49		dB
X _{TALK(ADJ)}	Crosstalk adjacent	$R_L = 50 \Omega$, f = 1 MHz,	See Figure 20	25°C	2.5 V	-74		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, see Figure 22	25°C	2.5 V	0.29%		
Supply								
ı	Positive supply	$V_1 = V_+ \text{ or GND},$	Switch ON or OFF	25°C	2.7 V	2.5	7	
I ₊	current	VI = V+ OI GIVD,	SWILCH ON OF OFF	Full	2.7 V		10	μA

6.7 Switching Characteristics for 3.3-V supply

over operating free-air temperature range (unless otherwise noted)

	<u> </u>								
PAR	RAMETER	TEST CONDITIONS			V ₊	MIN	TYP	MAX	UNIT
t _{ON} Turnon t		V 2.V	0 25 - 5		3.3 V	1	5	9.5	
	Turnon time	$V_D = 2 V,$ $R_L = 300 \Omega,$	C _L = 35 pF, see Figure 16	Full	3 V to 3.6 V	1		10.5	ns
		V 2.V	0 25 5	25°C	3.3 V	0.5	1.5	3.5	
t _{OFF} Turn	Turnoff time	$V_D = 2 V$, $R_L = 300 \Omega$,	$C_L = 35 \text{ pF},$ see Figure 16		3 V to 3.6 V	0.5		4.5	ns

6.8 Switching Characteristics for 2.5-V supply

over operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS			٧,	MIN	TYP	MAX	UNIT
		V - 2 V	C - 25 pE	25°C	2.5 V	1.5	5	8	
t _{ON}	Turnon time	$V_{COM} = 2 V,$ $R_L = 300 \Omega,$	C _L = 35 pF, see Figure 16	Full	2.3 V to 2.7 V	1		10	ns
		V 2V	0 25 75	25°C	2.5 V	0.3	2	4.5	
t _{OFF}	Turnoff time	$V_{COM} = 2 V$, $R_L = 300 \Omega$,	C _L = 35 pF, see Figure 16	Full	2.3 V to 2.7 V	0.3		6	ns

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




TS3A5017

SCDS188E - JANUARY 2005-REVISED APRIL 2015

www.ti.com

6.9 Typical Characteristics



Product Folder Links: TS3A5017

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated

8

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




www.ti.com

TS3A5017

SCDS188E - JANUARY 2005-REVISED APRIL 2015

Typical Characteristics (continued)



 $(V_{+} = 3.6 \text{ V})$

Product Folder Links: TS3A5017

Copyright © 2005–2015, Texas Instruments Incorporated

Submit Documentation Feedback

9

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TS3A5017

SCDS188E - JANUARY 2005-REVISED APRIL 2015

www.ti.com

7 Parameter Measurement Information




Figure 12. ON-State Resistance (ron)




Figure 13. OFF-State Leakage Current ($I_{D(OFF)}$, $I_{S(OFF)}$)




Figure 14. ON-State Leakage Current (I_{D(ON)}, I_{S(ON)})

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

www.ti.com

TS3A5017

SCDS188E - JANUARY 2005 - REVISED APRIL 2015


Parameter Measurement Information (continued)



 $V_{BIAS} = V_{+}$ to GND $V_{I} = V_{IH}$ or V_{IL}

Capacitance is measured at S1, S2-S4, D, and IN inputs during ON and OFF conditions.

Figure 15. Capacitance (C_I, $C_{D(OFF)}$, $C_{D(ON)}$, $C_{S(OFF)}$, $C_{S(ON)}$)



- B. C_L includes probe and jig capacitance.
- C. See Electrical Characteristics for V_D.

Figure 16. Turnon (t_{ON}) and Turnoff Time (t_{OFF})




Figure 17. Bandwidth (BW)

Product Folder Links: TS3A5017

Channel ON: S₁ to D V_I = V₊ or GND

Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at 50-Ω load)

DC Bias = 350 mV

Copyright © 2005-2015, Texas Instruments Incorporated

Submit Documentation Feedback

11

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




TS3A5017

SCDS188E - JANUARY 2005-REVISED APRIL 2015

www.ti.com

Parameter Measurement Information (continued)




Channel OFF: S to D V_I = V₊ or GND

Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at 50-Ω load)

DC Bias = 350 mV

Figure 18. OFF Isolation (O_{ISO})




Channel ON: S_1 to D Channel OFF: S_2 - S_4 to D $V_1 = V_+$ or GND

Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at 50-Ω load)

DC Bias = 350 mV

Figure 19. Crosstalk (X_{TALK})



Channel ON: S₁ to D

Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at 50-Ω load)

DC Bias = 350 mV

Figure 20. Adjacent Crosstalk (X_{TALK})

Product Folder Links: TS3A5017

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated

12

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




TS3A5017


SCDS188E - JANUARY 2005-REVISED APRIL 2015

www.ti.com

Parameter Measurement Information (continued)



- C_L includes probe and jig capacitance.
 - Figure 21. Charge Injection (Q_C)



C_L includes probe and jig capacitance.

Figure 22. Total Harmonic Distortion (THD)

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TS3A5017

SCDS188E - JANUARY 2005 - REVISED APRIL 2015

www.ti.com

8 Detailed Description

8.1 Overview

The TS3A5017 is a dual Single-Pole-4-Throw (SP4T) solid-state analog switch. The TS3A5017, like all analog switches, is bidirectional. Each D pin connects to its four respective S pins, with the switch connection dependent on the status of EN, IN2, and IN1. See Table 1 for the switch configuration truth table.

8.2 Functional Block Diagram




Figure 23. Functional Block Diagram (Each Switch)

8.3 Feature Description

Isolation in powered-down mode allows signals to be present at the inputs while the switch is powered off without causing damage to the device. The low ON-state resistance and low charge injection give the TS3A5017 better performance at higher speeds.



Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TS3A5017

SCDS188E - JANUARY 2005 - REVISED APRIL 2015

8.4 Device Functional Modes

Table 1. Function Table

EN	IN2	D TO S, S TO D	
L	L	L	$D = S_1$
L	L	Н	$D = S_2$
L	Н	L	D = S ₃
L	Н	Н	D = S ₄
Н	Х	X	OFF

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TS3A5017

SCDS188E - JANUARY 2005 - REVISED APRIL 2015

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS3A5018 can be used in a variety of customer systems. The TS3A5018 can be used anywhere multiple analog or digital signals must be selected to pass across a single line.

9.2 Typical Application




Figure 24. System Schematic for TS3A5017

9.2.1 Design Requirements

In this particular application, V+ was 3.3 V, although V+ is allowed to be any voltage specified in *Recommended Operating Conditions*. A decoupling capacitor is recommended on the V+ pin. See *Power Supply Recommendations* for more details.

9.2.2 Detailed Design Procedure

In this application, $\overline{\text{EN}}$, IN1, and IN2 are, by default, pulled low to GND. Choose these resistor sizes based on the current driving strength of the GPIO, the desired power consumption, and the switching frequency (if applicable). If the GPIO is open-drain, use pullup resistors instead.

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TS3A5017

SCDS188E - JANUARY 2005-REVISED APRIL 2015

Typical Application (continued)

9.2.3 Application Curve




Figure 25. t_{ON} and t_{OFF} vs Temperature (V₊ = 3.3 V)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Below figure shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

<u>Un</u>used switch I/Os, such as NO, NC, and COM, can be left floating or tied to GND. However, the IN1, IN2, and <u>EN</u> pins must be driven high or low. Due to partial transistor turnon when control inputs are at threshold levels, floating control inputs can cause increased I_{CC} or unknown switch selection states. See *Implications of Slow or Floating CMOS Inputs*, SCBA004 for more details.

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TS3A5017

SCDS188E – JANUARY 2005 – REVISED APRIL 2015

www.ti.com

11.2 Layout Example




Figure 26. Trace Example

Product Folder Links: TS3A5017

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

TS3A5017

SCDS188E - JANUARY 2005-REVISED APRIL 2015

12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

Table 2. Parameter Description

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NC or NO ports when the channel is ON
Δr_{on}	Difference of ron between channels in a specific device
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NC or NO) in the OFF state
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NC or NO) in the ON state and the output (NC or NO) open
V _{IH}	Minimum input voltage for logic high for the control input (IN, EN)
V_{IL}	Maximum input voltage for logic low for the control input (IN, EN)
VI	Voltage at the control input (IN, $\overline{\text{EN}}$)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN, EN)
t _{ON}	Turnon time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output NC or NO) signal when the switch is turning ON.
t _{OFF}	Turnoff time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (NC or NO) signal when the switch is turning OFF.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC or NO) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C _{NO(OFF)}	Capacitance at the NC port when the corresponding channel (NO to COM) is OFF
C _{NO(ON)}	Capacitance at the NC port when the corresponding channel (NO to COM) is ON
C _{COM(OFF)}	Capacitance at the COM port when the corresponding channel (COM to NC) is OFF
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC) is ON
Cı	Capacitance of control input (IN, EN)
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM) in the OFF state.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC1 to NO1). Adjacent crosstalk is a measure of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2) .This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
I ₊	Static power-supply current with the control (IN) pin at V ₊ or GND



Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TS3A5017

SCDS188E - JANUARY 2005-REVISED APRIL 2015

www.ti.com

12.2 Documentation Support

12.2.1 Related Documentation

Implications of Slow or Floating CMOS Inputs, SCBA004

12.3 Trademarks

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Product Folder Links: TS3A5017

Submit Documentation Feedback



www.ti.com

Distributor of Texas Instruments: Excellent Integrated System Limited

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



TS3A5017

SCDS188E -JANUARY 2005-REVISED APRIL 2015

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

6-Apr-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS3A5017D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3A5017	Samples
TS3A5017DBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017	Samples
TS3A5017DGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017	Samples
TS3A5017DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3A5017	Samples
TS3A5017PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017	Samples
TS3A5017PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017	Samples
TS3A5017PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017	Samples
TS3A5017PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017	Samples
TS3A5017RGYR	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017	Samples
TS3A5017RGYRG4	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017	Samples
TS3A5017RSV	PREVIEW	/ UQFN	RSV	16		TBD	Call TI	Call TI	-40 to 85		
TS3A5017RSVR	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVL	Samples
TS3A5017RSVRG4	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVL	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

Addendum-Page 1

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

6-Apr-2015

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that Pb-Free (RoHS): Its terms Lead-Free or Pb-Free mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

- (9) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2015

TAPE AND REEL INFORMATION






	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
	Direct to the second se

P1 Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A5017DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
TS3A5017DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TS3A5017PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS3A5017RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
TS3A5017RSVR	UQFN	RSV	16	3000	180.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1


Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2015



*All dimensions are nominal


7 III GITTIOTOTOTO GTO TIOTTIITGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A5017DGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
TS3A5017DR	SOIC	D	16	2500	333.2	345.9	28.6
TS3A5017PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TS3A5017RGYR	VQFN	RGY	16	3000	367.0	367.0	35.0
TS3A5017RSVR	UQFN	RSV	16	3000	203.0	203.0	35.0



MECHANICAL DATA

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








LAND PATTERN DATA

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






MECHANICAL DATA

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153






LAND PATTERN DATA

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.





THERMAL PAD MECHANICAL DATA

RGY (R-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters





LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout.

 These documents are available at www.ti.com www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.





MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

B. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) package configuration.

This package complies to JEDEC MO-288 variation UFHE, except minimum package thickness.




Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

LAND PATTERN DATA

RSV (R-PUQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.






MECHANICAL DATA

DBQ (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AB.






LAND PATTERN DATA

DBQ (R-PDSO-G16)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





Datasheet of TS3A5017DBQR - IC SWITCH QUAD SP4T 16SSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial

 Clocks and Timers
 www.ti.com/clocks
 Industrial
 www.ti.com/industrial

 Interface
 interface.ti.com
 Medical
 www.ti.com/medical

 Logic
 logic.ti.com
 Security
 www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Products

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated