

## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor FDS7064N7

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



# FAIRCHILD

SEMICONDUCTOR®

### FDS7064N7

### 30V N-Channel PowerTrench<sup>®</sup> MOSFET

#### **General Description**


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for "low side" synchronous rectifier operation, providing an extremely low  $R_{DS(ON)}$  in a small package.


#### Applications

- Synchronous rectifier
- DC/DC converter

#### Features

- 16.5 A, 30 V ~~ R\_{\rm DS(ON)} ~ = 7.0 m  $\Omega$  @ V\_{\rm GS} = 4.5 V
- + High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- High power and current handling capability
- Fast switching
- FLMP SO-8 package: Enhanced thermal performance in industry-standard package size





#### Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

| Symbol  | Parameter  |  |               | Ratings      | Units |  |
|---|--|--|---------------|--------------|-------|--|
| V <sub>DSS</sub>                                      | Drain-Source                                     | ce Voltage   |               | 30           | V     |  |
| V <sub>GSS</sub>                                      | Gate-Source Voltage                              |  |               | ± 12         | V     |  |
| I <sub>D</sub>  | Drain Curre                                      | nt – Continuous  | (Note 1a)     | 16.5         | Α     |  |
|   |  | – Pulsed   |               | 60           |       |  |
| PD  | Power Diss                                       | ipation for Single Operation   | (Note 1a)     | 3.0          | W     |  |
|   | Operating and Storage Junction Temperature Range |  |               | –55 to +150  |       |  |
| T <sub>J</sub> , T <sub>STG</sub><br>Therma           | 1 0  | 5  | erature Range | -33 10 1 130 | O°    |  |
| Therma  | I Charac   | teristics  |               |              |       |  |
| Therma<br>R <sub>0JA</sub>                            | I Charac<br>Thermal Re                           | teristics<br>sistance, Junction-to-Ambie                               |               | 40           | °C/W  |  |
|   | I Charac<br>Thermal Re                           | teristics  |               |              |       |  |
| <b>Therma</b><br>R <sub>θJA</sub><br>R <sub>θJC</sub> | I Charac<br>Thermal Re<br>Thermal Re             | teristics<br>sistance, Junction-to-Ambie<br>sistance, Junction-to-Case | ent (Note 1a) | 40           | °C/W  |  |
| <b>Therma</b><br>R <sub>θJA</sub><br>R <sub>θJC</sub> | I Charac<br>Thermal Re<br>Thermal Re<br>e Markin | teristics<br>sistance, Junction-to-Ambie                               | ent (Note 1a) | 40           | °C/W  |  |

©2004 Fairchild Semiconductor Corporation


FDS7064N7 Rev D1 (W)

February 2004




| Symbol   | Parameter  | Test Conditions   | Min | Тур   | Max            | Units                                  |
|--|--|---|-----|---|----------------|--|
| Off Char   | acteristics  |   |     |   |                |  |
| BV <sub>DSS</sub>  | Drain–Source Breakdown Voltage   | V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA  | 30  |   |                | V                                      |
| <u>ΔBVdss</u><br>ΔTj   | Breakdown Voltage Temperature<br>Coefficient   | $I_D$ = 250 µA, Referenced to 25°C  |     | 23  |                | mV/°C                                  |
| I <sub>DSS</sub>   | Zero Gate Voltage Drain Current  | $V_{DS} = 24 V, V_{GS} = 0 V$   |     |   | 1              | μA                                     |
| GSSF   | Gate-Body Leakage, Forward   | V <sub>GS</sub> = 12 V, V <sub>DS</sub> = 0 V   |     |   | 100            | nA                                     |
| IGSSR  | Gate–Body Leakage, Reverse   | $V_{GS}$ = -12 V , $V_{DS}$ = 0 V   |     |   | -100           | nA                                     |
| On Char  | acteristics (Note 2)   |   |     |   |                |  |
| V <sub>GS(th)</sub>  | Gate Threshold Voltage   | $V_{DS} = V_{GS}, I_D = 250 \ \mu A$  | 0.8 | 1.2   | 2              | V                                      |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$   | Gate Threshold Voltage<br>Temperature Coefficient  | $I_D$ = 250 µA, Referenced to 25°C  |     | -4.3  |                | mV/°C                                  |
| R <sub>DS(on)</sub>  | Static Drain–Source<br>On–Resistance   | $V_{GS}$ = 4.5 V, $I_D$ = 16.5 A<br>$V_{GS}$ = 4.5 V, $I_D$ = 16.5 A, $T_J$ = 125°C   |     | 5.7<br>8.4                                      | 7.0<br>10.5    | mΩ                                     |
| <b>g</b> fs  | Forward Transconductance   | $V_{DS} = 5 V$ , $I_{D} = 16.5 A$   |     | 112   |                | S                                      |
| <b>_</b> .   |  |   |     |   |                |  |
| Dynamic  | c Characteristics  |   |     |   |                |  |
| Dynamic<br>C <sub>iss</sub>  | Characteristics  | $V_{DS} = 15 V$ , $V_{GS} = 0 V$ ,  |     | 3355  |                | pF                                     |
|  | 1  | $V_{DS}$ = 15 V, $V_{GS}$ = 0 V,<br>f = 1.0 MHz   |     | 3355<br>522                                     |                | pF<br>pF                               |
| C <sub>iss</sub>   | Input Capacitance  | 56 5 , 66 5 ,   |     |   |                | •                                      |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub>   | Input Capacitance<br>Output Capacitance<br>Reverse Transfer Capacitance  | 56 5 , 66 5 ,   |     | 522   |                | pF                                     |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br>Switchir   | Input Capacitance<br>Output Capacitance  | f = 1.0  MHz<br>V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1 A,   |     | 522   | 30             | pF                                     |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br>Switchir   | Input Capacitance<br>Output Capacitance<br>Reverse Transfer Capacitance<br>g Characteristics (Note 2)  | f = 1.0 MHz   |     | 522<br>209                                      | 30<br>23       | pF<br>pF                               |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br>Switchir<br>t <sub>d(on)</sub><br>t <sub>r</sub>   | Input Capacitance<br>Output Capacitance<br>Reverse Transfer Capacitance<br><b>g Characteristics</b> (Note 2)<br>Turn–On Delay Time   | f = 1.0  MHz<br>V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1 A,   |     | 522<br>209<br>17                                |                | pF<br>pF<br>ns                         |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br><b>Switchir</b><br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub>   | Input Capacitance<br>Output Capacitance<br>Reverse Transfer Capacitance<br><b>g Characteristics</b> (Note 2)<br>Turn–On Delay Time<br>Turn–On Rise Time  | f = 1.0  MHz<br>V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1 A,   |     | 522<br>209<br>17<br>13                          | 23             | pF<br>pF<br>ns<br>ns                   |
| C <sub>iss</sub><br>C <sub>oss</sub><br>Crss<br><b>Switchir</b><br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub><br>t <sub>f</sub>   | Input Capacitance<br>Output Capacitance<br>Reverse Transfer Capacitance<br><b>g Characteristics</b> (Note 2)<br>Turn–On Delay Time<br>Turn–On Rise Time<br>Turn–Off Delay Time   | $V_{DD} = 15 \text{ V},  I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V},  I_D = 16.5 \text{ A},$  |     | 522<br>209<br>17<br>13<br>54                    | 23<br>86       | pF<br>pF<br>ns<br>ns<br>ns             |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br><b>Switchir</b><br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub><br>t <sub>f</sub><br>Q <sub>g</sub>                                       | Input Capacitance<br>Output Capacitance<br>Reverse Transfer Capacitance<br><b>g Characteristics</b> (Note 2)<br>Turn–On Delay Time<br>Turn–On Rise Time<br>Turn–Off Delay Time<br>Turn–Off Fall Time   | f = 1.0  MHz<br>$V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$<br>$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$   |     | 522<br>209<br>17<br>13<br>54<br>26              | 23<br>86<br>42 | pF<br>pF<br>ns<br>ns<br>ns<br>ns       |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br><b>Switchir</b><br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub><br>t <sub>r</sub><br>Q <sub>g</sub><br>Q <sub>gs</sub>                    | Input Capacitance<br>Output Capacitance<br>Reverse Transfer Capacitance<br><b>g Characteristics</b> (Note 2)<br>Turn–On Delay Time<br>Turn–On Rise Time<br>Turn–Off Delay Time<br>Turn–Off Fall Time<br>Total Gate Charge  | $V_{DD} = 15 \text{ V},  I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V},  I_D = 16.5 \text{ A},$  |     | 522<br>209<br>17<br>13<br>54<br>26<br>30        | 23<br>86<br>42 | pF<br>pF<br>ns<br>ns<br>ns<br>nc       |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br><b>Switchir</b><br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub><br>t <sub>f</sub><br>Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub> | Input Capacitance<br>Output Capacitance<br>Reverse Transfer Capacitance<br><b>g Characteristics</b> (Note 2)<br>Turn-On Delay Time<br>Turn-On Rise Time<br>Turn-Off Delay Time<br>Turn-Off Fall Time<br>Total Gate Charge<br>Gate-Source Charge<br>Gate-Drain Charge | $V_{DD} = 15 \text{ V},  I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V},  I_D = 16.5 \text{ A},$ $V_{GS} = 4.5 \text{ V}$                     |     | 522<br>209<br>17<br>13<br>54<br>26<br>30<br>6.3 | 23<br>86<br>42 | pF<br>pF<br>ns<br>ns<br>ns<br>nc<br>nC |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub><br><b>Switchir</b><br>t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub><br>t <sub>f</sub><br>Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub> | Input Capacitance<br>Output Capacitance<br>Reverse Transfer Capacitance<br><b>g Characteristics</b> (Note 2)<br>Turn–On Delay Time<br>Turn–On Rise Time<br>Turn–Off Delay Time<br>Turn–Off Fall Time<br>Total Gate Charge<br>Gate–Source Charge                      | $V_{DD} = 15 \text{ V},  I_D = 1 \text{ A}, \\V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V},  I_D = 16.5 \text{ A}, \\V_{GS} = 4.5 \text{ V}$ and Maximum Ratings |     | 522<br>209<br>17<br>13<br>54<br>26<br>30<br>6.3 | 23<br>86<br>42 | pF<br>pF<br>ns<br>ns<br>ns<br>nC<br>nC |

1. R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



a) 40°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper



b) 85°C/W when mounted on a minimum pad of 2 oz copper

Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300 $\mu s,$  Duty Cycle < 2.0%

FDS7064N7 Rev D1 (W)

FDS7064N7




**Distributor of Fairchild Semiconductor: Excellent Integrated System Limited** Datasheet of FDS7064N7 - MOSFET N-CH 30V 16.5A 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



FDS7064N7 Rev D1 (W)


FDS7064N7





FDS7064N7 Rev D1 (W)





FDS7064N7 Rev D1 (W)



| TRADEMARKS  |   |  |   |  |  |  |  |  |
|---|---|--|---|--|--|--|--|--|
|   | gistered and unregistered<br>n exhaustive list of all suc   |  |   | conductor owns or is author  | rized to use and is  |  |  |  |
| Bottomless <sup>TM</sup><br>CoolFET <sup>TM</sup><br><i>CROSSVOLT</i> <sup>TM</sup><br>DOME <sup>TM</sup><br>EcoSPARK <sup>TM</sup><br>E <sup>2</sup> CMOS <sup>TM</sup><br>EnSigna <sup>TM</sup><br>FACT <sup>TM</sup> |   | LittleFET <sup>™</sup><br>MICROCC<br>MicroFET<br>MicroPak<br>MICROW<br>MSX <sup>™</sup><br>MSXPro <sup>™</sup><br>OCX <sup>™</sup> | M<br>DUPLER™<br>M<br>IRE™<br>M<br>GIC®<br>ANAR™       | $\begin{array}{l} POP^{TM} \\ Power247^TM \\ PowerSaver^TM \\ PowerTrench^{\mathbb{B}} \\ QFET^{\mathbb{B}} \\ QS^TM \\ QT \ Optoelectronics^TM \\ Quiet Series^TM \\ RapidConfigure^TM \\ RapidConnect^TM \\ RapidConnect^TM \\ SILENT SWITCHER^{\mathbb{B}} \\ SMART START^TM \\ SPM^TM \end{array}$ | Stealth <sup>™</sup><br>SuperFET <sup>™</sup><br>SuperSOT <sup>™</sup> -3<br>SuperSOT <sup>™</sup> -6<br>SuperSOT <sup>™</sup> -8<br>SyncFET <sup>™</sup><br>TinyLogic <sup>®</sup><br>TINYOPTO <sup>™</sup><br>TruTranslation <sup>™</sup><br>UHC <sup>™</sup><br>UltraFET <sup>®</sup><br>VCX <sup>™</sup> |  |  |  |
|   |   |  |   | S WITHOUT FURTHER NOT  |  |  |  |  |
| ARISING OUT OF THE  |   | FANY PRODU   | JCT OR CIRCL  | FAIRCHILD DOES NOT ASSU<br>JIT DESCRIBED HEREIN; NEI<br>F OTHERS.  |  |  |  |  |
| DEVICES OR SYSTE<br>As used herein:<br>1. Life support devic<br>systems which, (a) a<br>the body, or (b) supp<br>failure to perform wh<br>with instructions for<br>reasonably expected<br>user.                         | MS WITHOUT THE EXPRE<br>tes or systems are device<br>re intended for surgical in<br>port or sustain life, or (c)<br>nen properly used in acc<br>use provided in the labeli<br>I to result in significant in | ESS WRITTEN<br>plant into<br>whose<br>ordance<br>ing, can be   | APPROVALO<br>2. A critica<br>support de<br>be reasona | ICAL COMPONENTS IN LIF<br>FAIRCHILD SEMICONDUCT<br>I component is any compon<br>vice or system whose failure<br>ably expected to cause the<br>vice or system, or to affect<br>ess.   | FOR CORPORATION.<br>ent of a life<br>e to perform can<br>failure of the life   |  |  |  |
| PRODUCT STATUS  |   |  |   |  |  |  |  |  |
| Datasheet Ident   | ification Produc  | t Status   |   | Definition   |  |  |  |  |
| Advance Information   | on Formati<br>In Desi   |  | product d   | sheet contains the design s<br>evelopment. Specifications<br>er without notice.  |  |  |  |  |
| Preliminary   | First Pr  | oduction   | suppleme<br>Fairchild                                 | datasheet contains preliminary data, and<br>elementary data will be published at a later date.<br>child Semiconductor reserves the right to make<br>ages at any time without notice in order to improve<br>gn.   |  |  |  |  |
| No Identification N   | eeded Full Pro  | oduction   | Semicono  | asheet contains final specifications. Fairchild<br>nductor reserves the right to make changes at<br>a without notice in order to improve design.   |  |  |  |  |
| Obsolete  | Not In F  | Production   | that has b  | sheet contains specification<br>been discontinued by Fairch<br>sheet is printed for reference  | ild semiconductor.   |  |  |  |
| L   |   |  | 1   |  | Rev. 18  |  |  |  |