

## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor FDS7064N7

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



# FAIRCHILD

SEMICONDUCTOR®

### FDS7064N7

### 30V N-Channel PowerTrench<sup>®</sup> MOSFET

#### **General Description**


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for "low side" synchronous rectifier operation, providing an extremely low  $R_{DS(ON)}$  in a small package.


#### Applications

- Synchronous rectifier
- DC/DC converter

#### Features

- 16.5 A, 30 V ~~ R\_{\rm DS(ON)} ~ = 7.0 m  $\Omega$  @ V\_{\rm GS} = 4.5 V
- + High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- High power and current handling capability
- Fast switching
- FLMP SO-8 package: Enhanced thermal performance in industry-standard package size





#### Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V <sub>DSS</sub>	Drain-Source	ce Voltage		30	V	
V <sub>GSS</sub>	Gate-Source Voltage			± 12	V	
I <sub>D</sub>	Drain Curre	nt – Continuous	(Note 1a)	16.5	Α	
		– Pulsed		60		
PD	Power Diss	ipation for Single Operation	(Note 1a)	3.0	W	
	Operating and Storage Junction Temperature Range			–55 to +150		
T <sub>J</sub> , T <sub>STG</sub> Therma	1 0	5	erature Range	-33 10 1 130	O°	
Therma	I Charac	teristics				
Therma R <sub>0JA</sub>	I Charac Thermal Re	teristics sistance, Junction-to-Ambie		40	°C/W	
	I Charac Thermal Re	teristics				
<b>Therma</b> R <sub>θJA</sub> R <sub>θJC</sub>	I Charac Thermal Re Thermal Re	teristics sistance, Junction-to-Ambie sistance, Junction-to-Case	ent (Note 1a)	40	°C/W	
<b>Therma</b> R <sub>θJA</sub> R <sub>θJC</sub>	I Charac Thermal Re Thermal Re e Markin	teristics sistance, Junction-to-Ambie	ent (Note 1a)	40	°C/W	

©2004 Fairchild Semiconductor Corporation


FDS7064N7 Rev D1 (W)

February 2004




Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	30			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C		23		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 V, V_{GS} = 0 V$			1	μA
GSSF	Gate-Body Leakage, Forward	V <sub>GS</sub> = 12 V, V <sub>DS</sub> = 0 V			100	nA
IGSSR	Gate–Body Leakage, Reverse	$V_{GS}$ = -12 V , $V_{DS}$ = 0 V			-100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	0.8	1.2	2	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C		-4.3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS}$ = 4.5 V, $I_D$ = 16.5 A $V_{GS}$ = 4.5 V, $I_D$ = 16.5 A, $T_J$ = 125°C		5.7 8.4	7.0 10.5	mΩ
<b>g</b> fs	Forward Transconductance	$V_{DS} = 5 V$ , $I_{D} = 16.5 A$		112		S
<b>_</b> .						
Dynamic	c Characteristics					
Dynamic C <sub>iss</sub>	Characteristics	$V_{DS} = 15 V$ , $V_{GS} = 0 V$ ,		3355		pF
	1	$V_{DS}$ = 15 V, $V_{GS}$ = 0 V, f = 1.0 MHz		3355 522		pF pF
C <sub>iss</sub>	Input Capacitance	56 5 , 66 5 ,				•
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	56 5 , 66 5 ,		522		pF
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switchir	Input Capacitance Output Capacitance	f = 1.0  MHz V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1 A,		522	30	pF
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switchir	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2)	f = 1.0 MHz		522 209	30 23	pF pF
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switchir t <sub>d(on)</sub> t <sub>r</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance <b>g Characteristics</b> (Note 2) Turn–On Delay Time	f = 1.0  MHz V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1 A,		522 209 17		pF pF ns
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> <b>Switchir</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance <b>g Characteristics</b> (Note 2) Turn–On Delay Time Turn–On Rise Time	f = 1.0  MHz V <sub>DD</sub> = 15 V, I <sub>D</sub> = 1 A,		522 209 17 13	23	pF pF ns ns
C <sub>iss</sub> C <sub>oss</sub> Crss <b>Switchir</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance <b>g Characteristics</b> (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time	$V_{DD} = 15 \text{ V},  I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V},  I_D = 16.5 \text{ A},$		522 209 17 13 54	23 86	pF pF ns ns ns
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> <b>Switchir</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance <b>g Characteristics</b> (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time	f = 1.0  MHz $V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$		522 209 17 13 54 26	23 86 42	pF pF ns ns ns ns
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> <b>Switchir</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>r</sub> Q <sub>g</sub> Q <sub>gs</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance <b>g Characteristics</b> (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge	$V_{DD} = 15 \text{ V},  I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V},  I_D = 16.5 \text{ A},$		522 209 17 13 54 26 30	23 86 42	pF pF ns ns ns nc
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> <b>Switchir</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance <b>g Characteristics</b> (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 15 \text{ V},  I_D = 1 \text{ A},$ $V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V},  I_D = 16.5 \text{ A},$ $V_{GS} = 4.5 \text{ V}$		522 209 17 13 54 26 30 6.3	23 86 42	pF pF ns ns ns nc nC
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> <b>Switchir</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance <b>g Characteristics</b> (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge Gate–Source Charge	$V_{DD} = 15 \text{ V},  I_D = 1 \text{ A}, \\V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V},  I_D = 16.5 \text{ A}, \\V_{GS} = 4.5 \text{ V}$ and Maximum Ratings		522 209 17 13 54 26 30 6.3	23 86 42	pF pF ns ns ns nC nC

1. R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



a) 40°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper



b) 85°C/W when mounted on a minimum pad of 2 oz copper

Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300 $\mu s,$  Duty Cycle < 2.0%

FDS7064N7 Rev D1 (W)

FDS7064N7




**Distributor of Fairchild Semiconductor: Excellent Integrated System Limited** Datasheet of FDS7064N7 - MOSFET N-CH 30V 16.5A 8-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



FDS7064N7 Rev D1 (W)


FDS7064N7





FDS7064N7 Rev D1 (W)





FDS7064N7 Rev D1 (W)



TRADEMARKS								
	gistered and unregistered n exhaustive list of all suc			conductor owns or is author	rized to use and is			
Bottomless <sup>TM</sup> CoolFET <sup>TM</sup> <i>CROSSVOLT</i> <sup>TM</sup> DOME <sup>TM</sup> EcoSPARK <sup>TM</sup> E <sup>2</sup> CMOS <sup>TM</sup> EnSigna <sup>TM</sup> FACT <sup>TM</sup>		LittleFET <sup>™</sup> MICROCC MicroFET MicroPak MICROW MSX <sup>™</sup> MSXPro <sup>™</sup> OCX <sup>™</sup>	M DUPLER™ M IRE™ M GIC® ANAR™	$\begin{array}{l} POP^{TM} \\ Power247^TM \\ PowerSaver^TM \\ PowerTrench^{\mathbb{B}} \\ QFET^{\mathbb{B}} \\ QS^TM \\ QT \ Optoelectronics^TM \\ Quiet Series^TM \\ RapidConfigure^TM \\ RapidConnect^TM \\ RapidConnect^TM \\ SILENT SWITCHER^{\mathbb{B}} \\ SMART START^TM \\ SPM^TM \end{array}$	Stealth <sup>™</sup> SuperFET <sup>™</sup> SuperSOT <sup>™</sup> -3 SuperSOT <sup>™</sup> -6 SuperSOT <sup>™</sup> -8 SyncFET <sup>™</sup> TinyLogic <sup>®</sup> TINYOPTO <sup>™</sup> TruTranslation <sup>™</sup> UHC <sup>™</sup> UltraFET <sup>®</sup> VCX <sup>™</sup>			
				S WITHOUT FURTHER NOT				
ARISING OUT OF THE		FANY PRODU	JCT OR CIRCL	FAIRCHILD DOES NOT ASSU JIT DESCRIBED HEREIN; NEI F OTHERS.				
DEVICES OR SYSTE As used herein: 1. Life support devic systems which, (a) a the body, or (b) supp failure to perform wh with instructions for reasonably expected user.	MS WITHOUT THE EXPRE tes or systems are device re intended for surgical in port or sustain life, or (c) nen properly used in acc use provided in the labeli I to result in significant in	ESS WRITTEN plant into whose ordance ing, can be	APPROVALO 2. A critica support de be reasona	ICAL COMPONENTS IN LIF FAIRCHILD SEMICONDUCT I component is any compon vice or system whose failure ably expected to cause the vice or system, or to affect ess.	FOR CORPORATION. ent of a life e to perform can failure of the life			
PRODUCT STATUS								
Datasheet Ident	ification Produc	t Status		Definition				
Advance Information	on Formati In Desi		product d	sheet contains the design s evelopment. Specifications er without notice.				
Preliminary	First Pr	oduction	suppleme Fairchild	datasheet contains preliminary data, and elementary data will be published at a later date. child Semiconductor reserves the right to make ages at any time without notice in order to improve gn.				
No Identification N	eeded Full Pro	oduction	Semicono	asheet contains final specifications. Fairchild nductor reserves the right to make changes at a without notice in order to improve design.				
Obsolete	Not In F	Production	that has b	sheet contains specification been discontinued by Fairch sheet is printed for reference	ild semiconductor.			
L			1		Rev. 18			