

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74AUP1G04DBVR</u>

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>



Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com













SN74AUP1G04

SCES571K-JUNE 2004-REVISED JUNE 2014

# **SN74AUP1G04 Low-Power Single Inverter Gate**

#### 1 Features

- Available in the Ultra Small 0.64 mm<sup>2</sup> Package (DPW) with 0.5-mm Pitch
- Low Static-Power Consumption (I<sub>CC</sub> = 0.9 μA Max)
- Low Dynamic-Power Consumption (C<sub>pd</sub> = 4.1 pF Typ at 3.3 V)
- Low Input Capacitance (C<sub>i</sub> = 1.5 pF Typ)
- Low Noise Overshoot and Undershoot <10% of V<sub>CC</sub>
- I<sub>off</sub> Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input (V<sub>hvs</sub> = 250 mV Typ at 3.3 V)
- Wide Operating V<sub>CC</sub> Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- t<sub>pd</sub> = 3.9 ns Max at 3.3 V
- · Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- ATCA Solutions
- · Active Noise Cancellation (ANC)
- Barcode Scanner
- Blood Pressure Monitor
- CPAP Machine
- · Cable Solutions
- DLP 3D Machine Vision, Hyperspectral Imaging, Optical Networking, and Spectroscopy
- E-Book
- · Embedded PC
- Field Transmitter: Temperature or Pressure Sensor
- · Fingerprint Biometrics
- · HVAC: Heating, Ventilating, and Air Conditioning
- Network-Attached Storage (NAS)
- Server Motherboard and PSU
- Software Defined Radio (SDR)
- TV: High-Definition (HDTV), LCD, and Digital
- Video Communications System
- Wireless Data Access Card, Headset, Keyboard, Mouse, and LAN Card
- X-ray: Baggage Scanner, Medical, and Dental

## 3 Description

The SN74AUP1G04 device is a single inverter gate performs the Boolean function  $Y = \overline{A}$ .

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	SOT-23 (5)	2.90 mm × 1.60 mm	
	SOT (5)	2.00 mm × 1.25 mm	
SN74AUP1G04	SOT (5)	1.60 mm x 1.20 mm	
	USON (6)	1.45 mm × 1.00 mm	
	X2SON (4)	0.80 mm × 0.80 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## 4 Simplified Schematic





Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5

## Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74AUP1G04

SCES571K -JUNE 2004-REVISED JUNE 2014

www.ti.com

### **Table of Contents**

1	Features 1		Pulse Width	9
2	Applications 1		8.2 Enable and Disable Times	10
3	Description 1	9	Detailed Description	11
4	Simplified Schematic1		9.1 Overview	11
5	Revision History2		9.2 Functional Block Diagram	11
6	Pin Configuration and Functions		9.3 Feature Description	11
7	_		9.4 Device Functional Modes	11
′	Specifications	10	Application and Implementation	12
	3		10.1 Application Information	12
	· - · · - · · · · · · · · · · · · · · ·		10.2 Typical Application	12
	The transfer operating comments in the comments of the comment	11	Power Supply Recommendations	14
	7.4 Thermal Information	12	Layout	
	7.6 Switching Characteristics, C <sub>1</sub> = 5 pF		12.1 Layout Guidelines	
	7.7 Switching Characteristics, $C_L = 3 \text{ pr}$		12.2 Layout Example	
	7.7 Switching Characteristics, $C_1 = 10 \text{ pr}$	13	Device and Documentation Support	
	7.9 Switching Characteristics, $C_1 = 30 \text{ pF}$		13.1 Trademarks	
	7.10 Operating Characteristics		13.2 Electrostatic Discharge Caution	
	7.11 Typical Characteristics		13.3 Glossary	
8	Parameter Measurement Information9	14	Mechanical, Packaging, and Orderable	
	8.1 Propagation Delays, Setup and Hold Times, and		Information	15

## **5** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision J (May 2014) to Revision K	Page
•	Updated document to new TI data sheet format	1
•	Updated I <sub>off</sub> in Features.	1
•	Added Applications	1
•	Added Handling Ratings table	4
•	Added Thermal Information table.	5
•	Added Typical Characteristics.	8

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




www.ti.com

SN74AUP1G04

SCES571K-JUNE 2004-REVISED JUNE 2014

## 6 Pin Configuration and Functions



N.C. - No internal connection.

DNU - Do not use

See mechancial drawings for dimensions.



#### **Pin Functions**

		PIN				
NAME	DBV, DCK, DRL	DSF, DRY	YFP	DPW	I/O	DESCRIPTION
NC	1	1, 5	_	1	_	No Connection
Α	2	2	A1	2	I	Input A
GND	3	3	B1	3	_	Ground Pin
Υ	4	4	B2	4	0	Output Y
VCC	5	6	A2	5	_	Power Pin



Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74AUP1G04

SCES571K - JUNE 2004 - REVISED JUNE 2014

www.ti.com

## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
VI	Input voltage range (2)			4.6	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)			4.6	V
Vo	Output voltage range in the high or low state (2)			V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±20	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	-65	150	°C	
V	Electroptotic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	W
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

Product Folder Links: SN74AUP1G04

Submit Documentation Feedback

Copyright © 2004–2014, Texas Instruments Incorporated

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74AUP1G04

SCES571K - JUNE 2004-REVISED JUNE 2014

#### www.ti.com

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		0.8	3.6	V	
		V <sub>CC</sub> = 0.8 V	V <sub>cc</sub>			
\/	High level input valtege	V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>		V	
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6		V	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 0.8 V		0		
V	Lavo laval import valta na	V <sub>CC</sub> = 1.1 V to 1.95 V	0.3	0.35 × V <sub>CC</sub>		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		0.9		
V <sub>I</sub>	Input voltage		0	3.6	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 0.8 V		-20	μA	
		V <sub>CC</sub> = 1.1 V		-1.1		
	High level output ourrent	V <sub>CC</sub> = 1.4 V		-1.7		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 1.65 V		-1.9	mA	
		V <sub>CC</sub> = 2.3 V		-3.1		
		V <sub>CC</sub> = 3 V		-4		
		V <sub>CC</sub> = 0.8 V		20	μA	
		V <sub>CC</sub> = 1.1 V		1.1		
	Low level output ourrent	V <sub>CC</sub> = 1.4 V		1.7		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.65 V		1.9	mA	
		V <sub>CC</sub> = 2.3 V		3.1		
		V <sub>CC</sub> = 3 V		4		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 3.6 V		200	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DBV	DCK	DPW	DRL	DRY	DSF	LINUT
	THERMAL METRIC	5 PINS	5 PINS	5 PINS	5 PINS	6 PINS	6 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	298.6	314.4	291.8	349.7	554.9	407.1	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	240.2	128.7	224.2	120.5	385.4	232.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	134.6	100.6	245.8	171.4	388.2	306.9	20044
Ψлт	Junction-to-top characterization parameter	114.5	7.1	31.4	10.8	159.0	40.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	133.9	99.8	245.6	169.4	384.1	306.0	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	195.4	n/a	n/a	n/a	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74AUP1G04

SCES571K -JUNE 2004-REVISED JUNE 2014

www.ti.com

### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	TEGE COMPLETIONS	.,	TA	= 25°C	$T_A = -40$ °C to	85°C			
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MAX	MIN	MAX	UNIT		
	I <sub>OH</sub> = -20 μA	0.8 V to 3.6 V	V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1				
	I <sub>OH</sub> = -1.1 mA	1.1 V	0.75 × V <sub>CC</sub>		0.7 × V <sub>CC</sub>				
	I <sub>OH</sub> = -1.7 mA	1.4 V	1.11		1.03				
M	$I_{OH} = -1.9 \text{ mA}$	1.65 V	1.32		1.3		V		
V <sub>OH</sub>	I <sub>OH</sub> = -2.3 mA	227	2.05		1.97		V		
	$I_{OH} = -3.1 \text{ mA}$	2.3 V	1.9		1.85				
	$I_{OH} = -2.7 \text{ mA}$	3 V	2.72		2.67				
	I <sub>OH</sub> = -4 mA	3 V	2.6		2.55				
	I <sub>OL</sub> = 20 μA	0.8 V to 3.6 V		0.1		0.1			
	I <sub>OL</sub> = 1.1 mA	1.1 V		0.3 × V <sub>CC</sub>	0.0	3 × V <sub>CC</sub>			
	I <sub>OL</sub> = 1.7 mA	1.4 V		0.31		0.37			
	I <sub>OL</sub> = 1.9 mA	1.65 V		0.31		0.35	V		
V <sub>OL</sub>	I <sub>OL</sub> = 2.3 mA	0.01/		0.31		0.33	V		
	I <sub>OL</sub> = 3.1 mA	2.3 V		0.44		0.45			
	I <sub>OL</sub> = 2.7 mA	2.1/		0.31		0.33			
	I <sub>OL</sub> = 4 mA	3 V		0.44		0.45			
I <sub>I</sub> A input	$V_I = GND \text{ to } 3.6 \text{ V}$	0 V to 3.6 V		0.1		0.5	μΑ		
I <sub>off</sub>	$V_{I}$ or $V_{O} = 0 \text{ V to } 3.6 \text{ V}$	0 V		0.2		0.6	μΑ		
ΔI <sub>off</sub>	$V_{I}$ or $V_{O} = 0 \text{ V to } 3.6 \text{ V}$	0 V to 0.2 V		0.2		0.6	μΑ		
I <sub>CC</sub>	V <sub>I</sub> = GND or I <sub>O</sub> = 0 (V <sub>CC</sub> to 3.6 V)	0.8 V to 3.6 V		0.5		0.9	μA		
ΔI <sub>CC</sub>	$V_1 = V_{CC} - 0.6 \text{ V}, I_O = 0$	3.3 V		40		50	μΑ		
C	V V or CND	0 V		1.5			~F		
C <sub>I</sub>	$V_I = V_{CC}$ or GND	3.6 V		1.5			pF		
C <sub>o</sub>	$V_O = V_{CC}$ or GND	3.6 V		2.5			pF		

## 7.6 Switching Characteristics, $C_L = 5 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO (OUTPUT)	_	The state of the s	V <sub>cc</sub>	T	λ = 25°C		T <sub>A</sub> = -	40°C 5°C	UNIT
	(INPUT)			MIN	TYP	MAX	MIN	MAX			
			0.8 V		15.6						
		Y $ \begin{array}{ccccccccccccccccccccccccccccccccccc$	1.2 V ± 0.1 V	3.3	5.9	10.8	2.1	13.5			
	Δ		1.5 V ± 0.1 V	2.5	4.2	7	1.6	8.8			
t <sub>pd</sub>	A		1.8 V ± 0.15 V	2.2	3.4	5.9	1.4	7	ns		
			2.5	4	1.3	4.9					
			3.3 V ± 0.3 V	1.4	2.1	3.2	1.2	3.9			

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

SN74AUP1G04

SCES571K - JUNE 2004 - REVISED JUNE 2014

## 7.7 Switching Characteristics, $C_L = 10 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	_	_	V <sub>cc</sub>	T	λ = 25°C		T <sub>A</sub> =	40°C 5°C	UNIT
	(INPUT)			MIN	TYP	MAX	MIN	MAX			
			0.8 V		17.7						
			1.2 V ± 0.1 V	3.9	6.9	12.2	3.1	15			
	Δ.	Υ	1.5 V ± 0.1 V	3	5	8.1	2.5	9.9			
t <sub>pd</sub>	A	Y	1.8 V ± 0.15 V	2.6	4	6.9	2.1	7.9	ns		
			2.5 V ± 0.2 V	2.1	3	4.6	1.7	5.6			
			3.3 V ± 0.3 V	1.8	2.5	3.8	1.5	4.5			

## 7.8 Switching Characteristics, $C_L = 15 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to 85°C		UNIT
	(INPUT)			MIN	TYP	MAX	MIN	MAX	
			0.8 V		19.5				
		V	1.2 V ± 0.1 V	4.7	7.8	13	3.8	15.9	
	Δ		1.5 V ± 0.1 V	3.7	5.6	8.6	3.1	10.6	
t <sub>pd</sub>	А	Y	1.8 V ± 0.15 V	1.8 V ± 0.15 V 3.2 4.6 7.4	7.4	2.6	8.5	ns	
			2.5 V ± 0.2 V	2.5	3.5	5.1	2.1	6.1	Ÿ
			3.3 V ± 0.3 V	2.2	2.9	4.2	1.9	5	

## 7.9 Switching Characteristics, $C_L = 30 \text{ pF}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T	λ = 25°C		T <sub>A</sub> = -	UNIT	
	(INFOT)	(0011-01)		MIN	TYP	MAX	MIN	MAX	
	А	Y	0.8 V		25.4				ns
			1.2 V ± 0.1 V	6.8	10.4	16	6.1	19	
			1.5 V ± 0.1 V	5.3	7.6	10.8	4.8	12.9	
t <sub>pd</sub>			1.8 V ± 0.15 V	4.6	6.3	9.2	4.1	10.5	
			2.5 V ± 0.2 V	3.6	4.8	6.5	3.3	7.6	
			3.3 V ± 0.3 V	3.2	4	5.4	2.9	6.2	

## 7.10 Operating Characteristics

 $T_{\Lambda} = 25^{\circ}C$ 

$I_A =$	25°C				
	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
			0.8 V	3.9	
			1.2 V ± 0.1 V	3.9	
	Davis diagratica consitera	4 40 MHz	1.5 V ± 0.1 V	3.9	- F
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	1.8 V ± 0.15 V	3.9	pF
			2.5 V ± 0.2 V	3.9	
			3.3 V ± 0.3 V	4.1	

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

Product Folder Links: SN74AUP1G04





#### SN74AUP1G04

SCES571K -JUNE 2004-REVISED JUNE 2014

www.ti.com

## 7.11 Typical Characteristics





Submit Documentation Feedback

Copyright © 2004–2014, Texas Instruments Incorporated

8

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5






www.ti.com

SN74AUP1G04

SCES571K - JUNE 2004-REVISED JUNE 2014


### **Parameter Measurement Information**

### Propagation Delays, Setup and Hold Times, and Pulse Width



LOAD CIRCUIT

	V <sub>CC</sub> = 0.8 V	V <sub>cc</sub> = 1.2 V ± 0.1 V	V <sub>cc</sub> = 1.5 V ± 0.1 V	V <sub>cc</sub> = 1.8 V ± 0.15 V	V <sub>cc</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
C <sub>L</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V <sub>M</sub>	V <sub>cc</sub> /2	V <sub>cc</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>cc</sub> /2	V <sub>CC</sub> /2
V <sub>I</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>cc</sub>	V <sub>CC</sub>



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{c}/t_{f}$  = 3 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Copyright © 2004–2014, Texas Instruments Incorporated Product Folder Links: SN74AUP1G04

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

TEXAS


#### SN74AUP1G04

SCES571K - JUNE 2004 - REVISED JUNE 2014

www.ti.com

**INSTRUMENTS** 


### 8.2 Enable and Disable Times



TEST	S1
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

	Vo	<sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>cc</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
C V <sub>1</sub> V	и	0, 15, 30 pF V <sub>CC</sub> /2 V <sub>CC</sub> 0.1 V	5, 10, 15, 30 pF V <sub>CC</sub> /2 V <sub>CC</sub> 0.1 V	5, 10, 15, 30 pF V <sub>cc</sub> /2 V <sub>cc</sub> 0.1 V	5, 10, 15, 30 pF V <sub>CC</sub> /2 V <sub>CC</sub> 0.15 V	5, 10, 15, 30 pF V <sub>CC</sub> /2 V <sub>CC</sub> 0.15 V	5, 10, 15, 30 pF V <sub>cc</sub> /2 V <sub>cc</sub> 0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_t/t_f = 3 \text{ ns}$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74AUP1G04

SCES571K-JUNE 2004-REVISED JUNE 2014

www.ti.com

## 9 Detailed Description

#### 9.1 Overview

The SN74AUP1G04 device is a single inverter gate performs the Boolean function  $Y = \overline{A}$ .

The AUP family of devices has quiescent power consumption less than 1  $\mu$ A and comes in the ultra small DPW package. The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The  $I_{\text{off}}$  feature also allows for live insertion.

### 9.2 Functional Block Diagram



### 9.3 Feature Description

- Wide operating V<sub>CC</sub> range of 0.8 V to 3.6 V
- 3.6-V I/O tolerant to support down translation
- · Input hysteresis allows slow input transition and better switching noise immunity at the input
- I<sub>off</sub> feature allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V
- Low noise due to slower edge rates

#### 9.4 Device Functional Modes

**Table 1. Function Table** 

INPUT A	INPUT B
Н	L
L	Н

Product Folder Links: SN74AUP1G04

Copyright © 2004–2014, Texas Instruments Incorporated

Submit Documentation Feedback

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74AUP1G04

SCES571K - JUNE 2004 - REVISED JUNE 2014

www.ti.com

### 10 Application and Implementation

### 10.1 Application Information

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire  $V_{CC}$  range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity. It has a small amount of hysteresis built in allowing for slower or noisy input signals. The lowered drive produces slower edges and prevents overshoot and undershoot on the outputs.

### 10.2 Typical Application




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input conditions
  - Rise time and fall time specs. See (Δt/ΔV) in Recommended Operating Conditions
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in Recommended Operating Conditions
  - Inputs are overvoltage tolerant allowing them to go as high as 3.6 V at any valid V<sub>CC</sub>
- 2. Recommend output conditions
  - Load currents should not exceed 20 mA on the output and 50 mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>

www.ti.com

# **Distributor of Texas Instruments: Excellent Integrated System Limited**

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74AUP1G04

SCES571K - JUNE 2004-REVISED JUNE 2014

## **Typical Application (continued)** 10.2.3 Application Curves



The AUP family of single gate logic makes excellent translators for the new lower voltage microprocessors that typically are powered from 0.8 V to 1.2 V. They can drop the voltage of peripheral drivers and accessories that are still powered by 3.3 V to the new uC power levels.

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74AUP1G04

SCES571K - JUNE 2004 - REVISED JUNE 2014

www.ti.com

### 11 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the Recommended Operating Conditions table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 12 Layout

### 12.1 Layout Guidelines

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 8 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

### 12.2 Layout Example




Figure 8. Layout Diagram

Product Folder Links: SN74AUP1G04

Submit Documentation Feedback

Copyright © 2004–2014, Texas Instruments Incorporated

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5





SN74AUP1G04

www.ti.com SCES571K – JUNE 2004 – REVISED JUNE 2014

### 13 Device and Documentation Support

#### 13.1 Trademarks

The  $I_{\text{off}}$  feature also allows for live insertion. is a trademark of others. All other trademarks are the property of their respective owners.

### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### SN74LVC1GXX and SN74AUP1GXX


## DPW0005A-C01



## **PACKAGE OUTLINE**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.
  This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

  4. The size and shape of this feature may vary.






#### SN74LVC1GXX and SN74AUP1GXX

## **EXAMPLE BOARD LAYOUT**

## DPW0005A-C01

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).






SN74LVC1GXX and SN74AUP1GXX

## **EXAMPLE STENCIL DESIGN**

## DPW0005A-C01

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

7-Apr-2016

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1G04DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(H04F ~ H04R)	Samples
SN74AUP1G04DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H04F	Samples
SN74AUP1G04DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(H04F ~ H04R)	Samples
SN74AUP1G04DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HC5 ~ HCF ~ HCK ~ HCR)	Samples
SN74AUP1G04DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HC5 ~ HCF ~ HCK ~ HCR)	Samples
SN74AUP1G04DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HC5 ~ HCF ~ HCK ~ HCR)	Samples
SN74AUP1G04DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HC5 ~ HCF ~ HCR)	Samples
SN74AUP1G04DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HC5 ~ HCF ~ HCR)	Samples
SN74AUP1G04DPWR	ACTIVE	X2SON	DPW	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C4	Samples
SN74AUP1G04DRLR	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HC7 ~ HCR)	Samples
SN74AUP1G04DRLRG4	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HC7 ~ HCR)	Samples
SN74AUP1G04DRY2	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC	Samples
SN74AUP1G04DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC	Samples
SN74AUP1G04DSF2	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HC	Samples
SN74AUP1G04DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HC	Samples
SN74AUP1G04YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		HC N	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

Addendum-Page 1



### **Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

7-Apr-2016

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis


Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




### PACKAGE MATERIALS INFORMATION

www.ti.com 30-Jul-2016


#### TAPE AND REEL INFORMATION





- A0 Dimension designed to accommodate the component width
- B0 Dimension designed to accommodate the component length
- K0 Dimension designed to accommodate the component thickness
- W Overall width of the carrier tape
- P1 Pitch between successive cavity centers

#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G04DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G04DBVT	SOT-23	DBV	5	250	178.0	8.4	3.3	3.2	1.4	4.0	8.0	Q3
SN74AUP1G04DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G04DCKR	SC70	DCK	5	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74AUP1G04DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AUP1G04DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AUP1G04DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G04DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74AUP1G04DRLR	SOT	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74AUP1G04DRLR	SOT	DRL	5	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74AUP1G04DRY2	SON	DRY	6	5000	180.0	9.5	1.6	1.15	0.75	4.0	8.0	Q3
SN74AUP1G04DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G04DSF2	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q3
SN74AUP1G04DSF2	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q3
SN74AUP1G04DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
SN74AUP1G04YFPR	DSBGA	YFP	4	3000	178.0	9.2	0.89	0.89	0.58	4.0	8.0	Q1

Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Jul-2016




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G04DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AUP1G04DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74AUP1G04DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G04DCKR	SC70	DCK	5	3000	205.0	200.0	33.0
SN74AUP1G04DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74AUP1G04DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G04DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G04DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74AUP1G04DRLR	SOT	DRL	5	4000	202.0	201.0	28.0
SN74AUP1G04DRLR	SOT	DRL	5	4000	184.0	184.0	19.0
SN74AUP1G04DRY2	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G04DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G04DSF2	SON	DSF	6	5000	202.0	201.0	28.0
SN74AUP1G04DSF2	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP1G04DSFR	SON	DSF	6	5000	202.0	201.0	28.0
SN74AUP1G04YFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0



DBV (R-PDSO-G5)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.






### **LAND PATTERN DATA**

# DBV (R-PDSO-G5)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





# DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.






## **LAND PATTERN DATA**

# DCK (R-PDSO-G5)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





# DRL (R-PDSO-N5)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

B. This drawing is subject to change without notice.

Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.


Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.



## DRL (R-PDSO-N5)


### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.







NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.

∕Ò∖ The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.

- E. This package complies to JEDEC MO-287 variation UFAD.
- FX See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.






### LAND PATTERN DATA

DRY (R-PUSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.








## DSF (S-PX2SON-N6)

### PLASTIC SMALL OUTLINE NO-LEAD




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Reference JEDEC registration MO-287, variation X2AAF.





### LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.


  If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.





YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.


NanoFree is a trademark of Texas Instruments.





# YEP (R-XBGA-N5)

## DIE-SIZE BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.
- D. This package is tin-lead (SnPb). Refer to the 5 YZP package (drawing 4204741) for lead-free.


NanoStar Is a trademark of Texas Instruments.





YFP (S-XBGA-N4)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments





## **Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN74AUP1G04DBVR - IC SNGL INVERTER GATE LP SOT23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Applications**

**Products** Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Security www.ti.com/security Logic logic.ti.com

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**OMAP Applications Processors TI E2E Community** www.ti.com/omap e2e.ti.com

www.ti.com/wirelessconnectivity Wireless Connectivity

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated