

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Intersil EL7158IS

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



intersil

EL7158

Data Sheet

May 14, 2007

FN7349.2

Ultra-High Current Pin Driver



The EL7158 high performance pin driver with three-state is suited to many ATE and level-shifting


applications. The 12A peak drive capability makes this part an excellent choice when driving high capacitance loads.

The output pin OUT is connected to input pins VH or VL respectively, depending on the status of the IN pin. When the OE pin is active low, the output is placed in the three-state mode. The isolation of the output FETs from the power supplies enables VH and VL to be set independently, enabling level-shifting to be implemented. Related to the EL7155, the EL7158 adds a lower supply pin VS- and makes VL an isolated and independent input. This feature adds applications flexibility and improves switching response due to the increased enhancement of the output FETs.

This pin driver has improved performance over existing pin drivers. It is specifically designed to operate at voltages down to 0V across the switch elements while maintaining good speed and ON-resistance characteristics.

Available in the 8 Ld SOIC package, the EL7158 is specified for operation over the full -40°C to +85°C temperature range.

Pinout



Features

- Clocking speeds up to 40MHz
- 12ns t_R/t_F at 2000pF C_{LOAD}
- 0.2ns rise and fall times mismatch
- 0.5ns t_{ON}-t_{OFF} prop delay mismatch
- 3.5pF typical input capacitance
- 12A peak drive
- Low ON-resistance of 0.5Ω
- · High capacitive drive capability
- Operates from 4.5V to 12V
- Pb-free plus anneal available (RoHS compliant)

Applications

- ATE/burn-in testers
- Level shifting
- IGBT drivers
- CCD drivers

Ordering Information

PART NUMBER	PART MARKING	PACKAGE	TAPE & REEL	PKG. DWG. #
EL7158IS	7158IS	8 Ld SOIC	-	MDP0027
EL7158IS-T7	7158IS	8 Ld SOIC	7"	MDP0027
EL7158IS-T13	7158IS	8 Ld SOIC	13"	MDP0027
EL7158ISZ (Note)	7158ISZ	8 Ld SOIC (Pb-free)	-	MDP0027
EL7158ISZ-T7 (Note)	7158ISZ	8 Ld SOIC (Pb-free)	7"	MDP0027
EL7158ISZ-T13 (Note)	7158ISZ	8 Ld SOIC (Pb-free)	13"	MDP0027

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matter tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

1



Absolute Maximum Ratings (T_A = +25°C)

Supply Voltage (V _S + to V _S -)+18V	
Input VoltageV _S 0.3V, V _S +0.3V	
Continuous Output Current 500mA	

Thermal Information

Storage Temperature Range	65°C to +150°C
Ambient operating Temperature	40°C to +85°C
Operating Junction Temperature	+125°C
Power Dissipation	see curves
Pb-free reflow profile	see link below
http://www.intersil.com/pbfree/Pb-FreeReflow	.asp

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

$\label{eq:constraint} \textbf{Electrical Specifications} \quad V_{S}\texttt{+}=\texttt{+}12 V, \ V_{H}=\texttt{+}12 V, \ V_{L}=\texttt{0} V, \ V_{S}\texttt{-}=\texttt{0} V, \ T_{A}=\texttt{+}25^\circ C, \ \texttt{unless otherwise specified}.$

PARAMETER	DESCRIPTION	CONDITION	MIN	ТҮР	МАХ	UNIT
INPUT				1	1	
V _{IH}	Logic '1' Input Voltage		2.4			V
IIH	Logic '1' Input Current	V _{IH} = V _S +		0.1	10	μA
V _{IL}	Logic '0' Input Voltage				0.8	V
Ι _{ΙL}	Logic '0' Input Current	V _{IL} = 0V		0.1	10	μA
C _{IN}	Input Capacitance			3.5		pF
R _{IN}	Input Resistance			50		MΩ
OUTPUT						
R _{OVH}	ON-Resistance V _H to OUT	I _{OUT} = -500mA		0.5	1	Ω
R _{OVL}	ON-Resistance V _L to OUT	I _{OUT} = +500mA		0.5	1	Ω
IOUT	Output Leakage Current	$OE = 0V, OUT = V_H/V_L$		0.1	10	μA
I _{PK}	Peak Output Current	Source		12		Α
	(linear resistive operation)	Sink		12		Α
I _{DC}	Continuous Output Current	Source/Sink	500			mA
POWER SUPPLY						
IS	Power Supply Current	Inputs = V _S +		1.3	3	mA
I _{VH}	Off Leakage at V_{H} and V_{L}	$V_{H}, V_{L} = 0V$		4	10	μA
SWITCHING CHA	RACTERISTICS					
t _R	Rise Time	C _L = 2000pF		12.0		ns
t _F	Fall Time	C _L = 2000pF		12.2		ns
t _{RFΔ}	t _R , t _F Mismatch	C _L = 2000pF		0.2		ns
t _{d-1}	Turn-Off Delay Time	C _L = 2000pF		22.5		ns
t _{d-2}	Turn-On Delay Time	C _L = 2000pF		22.0		ns
$t_{d\Delta}$	t _{d-1} -t _{d-2} Mismatch	C _L = 2000pF		0.5		ns
t _{d-3}	Three-State Delay Enable			22		ns
t _{d-4}	Three-State Delay Disable			22		ns
SR+	V _{OUT} + Slew Rate	$R_{LOAD} = 6\Omega$		800		V/µs
SR-	V _{OUT} - Slew Rate	$R_{LOAD} = 6\Omega$		800		V/µs



$\label{eq:constraint} \textbf{Electrical Specifications} \quad V_S \texttt{+} = \texttt{+}12 \texttt{V}, \ V_H = \texttt{+}1.2 \texttt{V}, \ V_L = \texttt{0V}, \ V_S \texttt{-} = \texttt{0V}, \ \mathsf{T}_A = \texttt{+}25^\circ\texttt{C}, \ \texttt{unless otherwise specified.} \ (\texttt{Continued}) = \texttt{Continued} = \texttt{C$

PARAMETER	DESCRIPTION	CONDITION	MIN	ТҮР	MAX	UNIT
INPUT						
V _{IH}	Logic '1' Input Voltage		2.0			V
IIH	Logic '1' Input Current	V _{IH} = V _S +		0.1	10	μA
V _{IL}	Logic '0' Input Voltage				0.8	V
կլ	Logic '0' Input Current	V _{IL} = 0V		0.1	10	μA
C _{IN}	Input Capacitance			3.5		pF
R _{IN}	Input Resistance			50		MΩ
OUTPUT						1
R _{OVH}	ON-Resistance V _H to OUT	I _{OUT} = -500mA		0.5	1	Ω
R _{OVL}	ON-Resistance V _L to OUT	I _{OUT} = +500mA		0.5	1	Ω
IOUT	Output Leakage Current	$OE = 0V, OUT = V_H/V_L$		0.1	10	μA
I _{PK}	Peak Output Current	Source		1.2		А
	(linear resistive operation)	Sink		1.2		А
IDC	Continuous Output Current	Source/Sink	500			mA
POWER SUPPL	Y				1	1
IS	Power Supply Current	Inputs = V _S +		1	2.5	mA
V _H	Off Leakage at V_{H} and V_{L}	$V_{H}, V_{L} = 0V$		4	10	μA
SWITCHING CH	ARACTERISTICS		L.		1	
t _R	Rise Time	C _L = 2000pF		11		ns
t _F	Fall Time	C _L = 2000pF		11		ns
t _{RFΔ}	t _R , t _F Mismatch	C _L = 2000pF		0		ns
t _{d-1}	Turn-Off Delay Time	C _L = 2000pF		20.5		ns
t _{d-2}	Turn-On Delay Time	C _L = 2000pF		20.0		ns
t _{d∆}	t _{d-1} -t _{d-2} Mismatch	C _L = 2000pF		0.5		ns
t _{d-3}	Three-State Delay Enable			20		ns
t _{d-4}	Three-State Delay Disable			20		ns
SR+	V _{OUT} + Slew Rate	$R_{LOAD} = 6\Omega$		80		V/µs
SR-	V _{OUT} - Slew Rate	$R_{LOAD} = 6\Omega$		80		V/µs





2.0

1.6

1.2

0.8

0.4

0

SUPPLY CURRENT (mA)

Typical Performance Curves




FIGURE 1. INPUT THRESHOLD vs SUPPLY VOLTAGE




FIGURE 3. "ON"-RESISTANCE vs SUPPLY VOLTAGE (VS+)




FIGURE 5. RISE/FALL TIME vs TEMPERATURE

4

intersil




FIGURE 2. QUIESCENT SUPPLY CURRENT vs SUPPLY VOLTAGE






FIGURE 4. RISE/FALL TIME vs SUPPLY VOLTAGE

C_L = 2000pF, T = +25°C, V_S+ = V_H = 12V,



 $V_{S}^{-} = V_{L} = 0V$







Typical Performance Curves (Continued)




FIGURE 7. PROPAGATION DELAY vs TEMPERATURE




FIGURE 9. SUPPLY CURRENT vs LOAD CAPACITANCE




FIGURE 11. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 8. RISE/FALL TIME vs LOAD CAPACITANCE




FIGURE 10. SUPPLY CURRENT vs FREQUENCY








TABLE 1. TRUTH TABLE				
OE	IN	OUT		

		•••
0	0	Three-State
0	1	Three-State
1	0	V _H
1	1	VL

TABLE 2.	OPERATING	VOLTAGE	RANGE
	0. =		10.00

PIN	MIN	MAX					
V _S - to GND	-5	0					
V _S + to V _S -	5	18					
V _H to V _L	0	12					
V _S + to V _H	0	12					
V _S + to GND	5	12					
V _L to V _S -	0	12					
Three-State Output	VL	V _H					




FIGURE 13. TIMING DIAGRAM




FIGURE 14. STANDARD TEST CONFIGURATION



PIN	NAME	FUNCTION	EQUIVALENT CIRCUIT
1	VS+	Positive Supply Voltage	
2	OE	Output Enable	INPUT OF Circuit 1
3	IN	Input	Reference Circuit 1
4	GND	Ground	
5	VS-	Negative Supply Voltage	
6	VL	Lower Output Voltage	
7	OUT	Output	V_{H}
8	VH	High Output Voltage	

Pin Descriptions




FIGURE 15. BLOCK DIAGRAM



Applications Information

Product Description

The EL7158 is a high performance 40MHz pin driver. It contains two analog switches connecting VH and VL to OUT. Depending on the value of the IN pin, one of the two switches will be closed and the other switch open. An output enable (OE) is also supplied which opens both switches simultaneously.

Due to the topology of the EL7158, both the VH and VL pins can be connected to any voltage between the VS+ and VSpins, but VH must be greater than VL in order to prevent turning on the body diode at the output stage.

Three-State Operation

When the OE pin is low, the output is three-state (floating). The output voltage is the parasitic capacitance's voltage. It can be any voltage between VH and VL, depending on the previous state. At three-state, the output voltage can be pushed to any voltage between VH and V_L . The output voltage can't be pushed higher than VH or lower than VL since the body diode at the output stage will turn on.

Supply Voltage Range and Input Compatibility

The EL7158 is designed for operation on supplies from 5V to 18V (4.5V to 18V maximum). Table 2 shows the specifications for the relationship between the VS+, VS-, VH, VL, and GND pins.

All input pins are compatible with both 3V and 5V CMOS signals. With a positive supply (V_S+) of 5V, the EL7158 is also compatible with TTL inputs.

Power Supply Bypassing

When using the EL7158, it is very important to use adequate power supply bypassing. The high switching currents developed by the EL7158 necessitate the use of a bypass capacitor between the supplies (V_S+ and V_S-) and GND pins. It is recommended that a 2.2µF tantalum capacitor be used in parallel with a 0.1µF low-inductance ceramic MLC capacitor. These should be placed as close to the supply pins as possible. It is also recommended that the V_H and V_L pins have some level of bypassing, especially if the EL7158 is driving highly capacitive loads.

Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the EL7158 drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below T_{JMAX} (+125°C). It is necessary to calculate the power dissipation for a given application prior to selecting the package type.

Power dissipation may be calculated:

$$PD = (V_{S} \times I_{S}) + (C_{INT} \times V_{S}^{2} \times f) + (C_{L} \times V_{OUT}^{2} \times f)$$
(EQ. 1)

where:

 ${\rm V}_S$ is the total power supply to the EL7158 (from ${\rm V}_S\text{+}$ to GND)

 V_{OUT} is the swing on the output ($V_H - V_L$)

C_L is the load capacitance

CINT is the internal load capacitance (100pF max)

Is is the quiescent supply current (3mA max)

f is frequency

Having obtained the application's power dissipation, a maximum package thermal coefficient may be determined, to maintain the internal die temperature below T_{JMAX}:

$$\theta_{JA} = \frac{T_{JMAX} - T_{MAX}}{PD}$$
(EQ. 2)

where:

T_{JMAX} is the maximum junction temperature (+125°C)

T_{MAX} is the maximum operating temperature

PD is the power dissipation calculated above

 θ_{JA} thermal resistance on junction to ambient

 θ_{JA} is 160°C/W for the SOIC8 package when using a standard JEDEC JESD51-3 single-layer test board. If T_{JMAX} is greater than +125°C when calculated using Equation 2 , then one of the following actions must be taken:

Reduce θ_{JA} the system by designing more heat-sinking into the PCB (as compared to the standard JEDEC JESD51-3)

De-rate the application either by reducing the switching frequency, the capacitive load, or the maximum operating (ambient) temperature (T_{MAX})

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality




Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

8





Small Outline Package Family (SO)



⊕ 0.010 (M) C A B

-b





MDP0027

SEATING PLANE

0.004

SMALL OUTLINE PACKAGE FAMILY (SO)

			INCHES						
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
А	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
Ν	8	14	16	16	20	24	28	Reference	-

NOTES:

1. Plastic or metal protrusions of 0.006" maximum per side are not included.

2. Plastic interlead protrusions of 0.010" maximum per side are not included.

3. Dimensions "D" and "E1" are measured at Datum Plane "H".

4. Dimensioning and tolerancing per ASME Y14.5M-1994