

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor 74LVTH16501MTDX

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of 74LVTH16501MTDX - TXRX 18BIT UNIV BUS 3ST 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

The LVTH16501 is an 18-bit univ combining D-type latches and D-ty lata flow in transparent, latched, and Data flow in each direction is contro OEAB and OEBA), latch-enable (L clock (CLKAB and CLKBA) inputs. The LVTH16501 data inputs include he need for external pull-up resis nputs. The transceiver is designed for low applications, but with the capability t ace to a 5V environment. The LVT vith an advanced BiCMOS techno speed operation similar to 5V ABT power dissipation.	pe flip-flops to allow clocked modes. Iled by output-enable EAB and LEBA), and to bushold, eliminating tors to hold unused v voltage (3.3V) V <sub>CC</sub> p provide a TTL inter- H16501 is fabricated logy to achieve high	<ul> <li>Input and output interface capability to systems at 5V V<sub>CC</sub></li> <li>Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs</li> <li>Live insertion/extraction permitted</li> <li>Power up/down high impedance provides glitch-free bus loading</li> <li>Outputs source/sink -32 mA/+64 mA</li> <li>Functionally compatible with the 74 series 16501</li> <li>ESD Performance: Human-Body Model &gt; 2000V Machine Model &gt; 200V Charged-Device Model &gt; 1000V</li> </ul>		
Ordering Code: Order Number Package Number	r	Package Description		
4LVTH16501MEA MS56A 4LVTH16501MTD MTD56		i6-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide i6-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide		
Devices also available in Tape and Reel. Speci	y by appending the suffix lette	r "X" to the ordering code.		

Order Number	Package Number	Package Description						
74LVTH16501MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide						
74LVTH16501MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide								
Devices also available in	Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code							



74LVTH16501

Connection Diagram						
Connection D	Niagram           1         56           2         55           3         54           4         53           5         52           6         51           7         50           8         49           9         48           10         47           12         45           13         44           14         43           15         42           16         41           17         40           18         39           20         37           21         36           22         35           23         34           24         33           25         32           26         31           27         30	GND CLKAB B <sub>1</sub> GND B <sub>2</sub> B <sub>3</sub> V <sub>CC</sub> B <sub>4</sub> B <sub>5</sub> B <sub>6</sub> GND B <sub>7</sub> B <sub>9</sub> B <sub>10</sub> B <sub>13</sub> B <sub>14</sub> B <sub>15</sub> V <sub>CC</sub> B <sub>17</sub> GND B <sub>18</sub> CCC B <sub>1</sub> B <sub>1</sub> CND CCC CCC CCC CCC CCC CCC CCC				
LEBA —	28 29	— GND				

#### **Pin Descriptions**

Pin Names	Description
A <sub>1</sub> -A <sub>18</sub>	Data Register A Inputs/3-STATE Outputs
B <sub>1</sub> -B <sub>18</sub>	Data Register B Inputs/3-STATE Outputs
CLKAB, CLKBA	Clock Pulse Inputs
LEAB, LEBA	Latch Enable Inputs
OEAB, OEBA	Output Enable Inputs

#### Function Table (Note 1)

	Inputs						
OEAB	LEAB	CLKAB	B <sub>n</sub>				
L	Х	Х	Х	Z			
Н	Н	Х	L	L			
н	н	Х	н	н			
н	L	$\uparrow$	L	L			
н	L	$\uparrow$	н	Н			
н	L	н	Х	B <sub>0</sub> (Note 2)			
Н	L	L	Х	B <sub>0</sub> (Note 2) B <sub>0</sub> (Note 3)			
H = HIGH Volta	age Level	L = LOW	Voltage Lev	rel			

X = Immaterial ↑ = LOW-to-HIGH Clock Transition Z = High Impedance


Note 1: A-to-B data flow is shown: B-to-A flow is similar but uses  $\overline{\text{OEBA}},$  LEBA, and CLKBA.  $\overline{\text{OEBA}}$  is active LOW

Note 2: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW. Note 3: Output level before the indicated steady-state input conditions were established.

## **Functional Description**

For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/ flip-flop on the LOW-to-HIGH transition of CLKAB. Outputenable OEAB is active-HIGH. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A-to-B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active-HIGH and OEBA is active-LOW).





Absolute M	laximum	Ratings(Note 4)
------------	---------	-----------------

~
4
7
コ
Ξ
-
с Сл
ö
~

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 5)	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>ОК</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
I <sub>O</sub>	DC Output Current	64	V <sub>O</sub> > V <sub>CC</sub> Output at HIGH State	mA
		128	V <sub>O</sub> > V <sub>CC</sub> Output at LOW State	mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±64		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

#### **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Units	
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V	
VI	Input Voltage	0	5.5	V	
I <sub>OH</sub>	HIGH-Level Output Current		-32	mA	
I <sub>OL</sub>	LOW-Level Output Current		64	mA	
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C	
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V	

Note 4: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 5: I<sub>O</sub> Absolute Maximum Rating must be observed.



<u> </u>	
65	
9	_
<b>~</b>	
Т	
<b>H</b>	
5	
<u> </u>	_
4	
Ň	1

Symbol	Beremeter		Vcc	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions
Symbol	Parameter		(V)	Min	Max	Units	Conditions
V <sub>IK</sub>	Input Clamp Diode Voltage		2.7		-1.2	V	I <sub>I</sub> = -18 mA
V <sub>IH</sub>	Input HIGH Voltage		2.7–3.6	2.0		V	$V_0 \le 0.1V$ or
V <sub>IL</sub>	Input LOW Voltage		2.7-3.6		0.8	v	$V_{O} \ge V_{CC} - 0.1V$
V <sub>OH</sub>	Output HIGH Voltage		2.7-3.6	V <sub>CC</sub> - 0.2		V	I <sub>OH</sub> = -100 μA
		-	2.7	2.4		V	I <sub>OH</sub> = -8 mA
		-	3.0	2.0		V	I <sub>OH</sub> = -32 mA
V <sub>OL</sub>	Output LOW Voltage		2.7		0.2	V	I <sub>OL</sub> = 100 μA
			2.7		0.5	V	I <sub>OL</sub> = 24 mA
		-	3.0		0.4	V	I <sub>OL</sub> = 16 mA
		-	3.0		0.5	V	I <sub>OL</sub> = 32 mA
			3.0		0.55	V	I <sub>OL</sub> = 64 mA
I <sub>I(HOLD)</sub>	Bushold Input Minimum Drive		3.0	75		μΑ	V <sub>I</sub> = 0.8V
			5.0	-75		μΑ	$V_{I} = 2.0V$
I <sub>I(OD)</sub>	Bushold Input Over-Drive Current to Change State		3.0	500		μΑ	(Note 6)
			5.0	-500		μΑ	(Note 7)
lj –	Input Current		3.6		10	μΑ	$V_{I} = 5.5V$
	Co	ontrol Pins	3.6		±1	μΑ	$V_I = 0V \text{ or } V_{CC}$
	Da	ta Pins	3.6		-5	μΑ	$V_{I} = 0V$
	Da	111111111111111111111111111111111111111	5.0		1	μΑ	$V_I = V_{CC}$
I <sub>OFF</sub>	Power Off Leakage Current		0		±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
I <sub>PU/PD</sub>	Power up/down 3-STATE		0–1.5V		±100	μA	$V_0 = 0.5V \text{ to } 3.0V$
	Output Current	0 1.00		100	μι	$V_I = GND \text{ or } V_{CC}$	
I <sub>OZL</sub>	3-STATE Output Leakage Curren	nt	3.6		-5	μΑ	$V_{0} = 0.0V$
I <sub>OZH</sub>	3-STATE Output Leakage Curren	nt	3.6		5	μΑ	V <sub>O</sub> = 3.6V
I <sub>OZH</sub> +	3-STATE Output Leakage Curren	nt	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$
I <sub>CCH</sub>	Power Supply Current		3.6		0.19	mA	Outputs HIGH
I <sub>CCL</sub>	Power Supply Current		3.6		5	mA	Outputs LOW
I <sub>CCZ</sub>	Power Supply Current		3.6		0.19	mA	Outputs Disabled
I <sub>CCZ</sub> +	Power Supply Current		3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$ , Outputs Disabled
$\Delta I_{CC}$	Increase in Power Supply Curren (Note 8)	it	3.6		0.2	mA	One Input at $V_{CC} - 0$ . Other Inputs at $V_{CC}$ o

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than  $V_{CC}$  or GND.

## Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	v <sub>cc</sub>	$T_{A} = 25^{\circ}C$		Units	Conditions	
Cymbol	Symbol Farameter		Min Typ Max		onito	$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 10)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 10)

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.



Symbol		$\textbf{T}_{\textbf{A}}=-\textbf{40}^{\circ}\textbf{C}$ to +85°C, $\textbf{C}_{\textbf{L}}=\textbf{50}$ pF, $\textbf{R}_{\textbf{L}}=\textbf{500}~\Omega$						
	Parameter		$V_{CC} = 3.3 \pm 0.3 V$		V <sub>CC</sub> = 2.7V		Units	
		Min	Max	Min	Max			
f <sub>MAX</sub>	CLKAB or CLKBA to B or A				150		MHz	
t <sub>PLH</sub>	Propagation Delay			5.1	1.3	5.6		
t <sub>PHL</sub>	Data to Outputs		1.3	4.7	1.3	5.3	5.3 ns	
t <sub>PLH</sub>	Propagation Delay	1.5	5.5	1.5	6.1	20		
t <sub>PHL</sub>	LEBA or LEAB to B or A		1.5	5.1	1.5	5.7	ns	
t <sub>PLH</sub>	Propagation Delay		1.3	56	1.3	6.2	ns	
t <sub>PHL</sub>	CLKBA or CLKAB to B or A		1.3	5.1	1.3	5.7		
t <sub>PZH</sub>	Output Enable Time	1.3	4.9	1.3	5.6	ns		
t <sub>PZL</sub>			1.3	5.4	1.3	6.2	115	
t <sub>PHZ</sub>	Output Disable Time	1.7	5.9	1.7	6.6	ns		
t <sub>PLZ</sub>			1.7	5.8	1.7	6.3	115	
t <sub>S</sub>	Setup Time	A before CLKAB	2.1		2.4		ns	
		B before CLKBA	2.1		2.4			
		A or B before LE, CLK HIGH	2.4		1.6			
		A or B before LE, CLK LOW	2.4		1.6			
t <sub>H</sub>	Hold Time	A or B after CLK	1.0		1.0		ns	
		A or B after LE	1.7		1.7			
t <sub>W</sub>	Pulse Width	LE HIGH	3.3		3.3		ns	
		CLK HIGH or LOW	3.3	1	3.3			
t <sub>OSLH</sub>	Output to Output Skew (Note 11)			1.0		1.0	ns	
toshi				1.0		1.0	ns	

## Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = 0V, V_I = 0V \text{ or } V_{CC}$	4	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.0V, V_O = 0V \text{ or } V_{CC}$	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.



