

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor 74LCX16841MTD

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of 74LCX16841MTD - IC LATCH TRANSP 20BIT LV 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

74LCX16		-Rit Trans	sparent Latch
	•		and Outputs
General De	escription	ı	Features
3-STATE outputs tions. The device transparent to th HIGH. When LE is is latched. Data Enable (OE) is LC a high impedance The LCX16841 is V _{CC} applications v environment. The LCX16841 is nology to achieve CMOS low power	and is intended is byte control e data when t s LOW, the data appears on tr W. When OE is state. designed for k with capability o fabricated with high speed op dissipation.	non-inverting latche d for bus oriented a led. The flip-flops a he Latch Enable o that meets the setu he bus when the s HIGH, the outputs ow voltage (2.5V o f interfacing to a 5V an advanced CMO: peration while main	applica- appear $2.3V-3.6V V_{CC}$ specifications providedappear (LE) is $5.5 \text{ ns } t_{PD} \text{ max } (V_{CC} = 3.3V), 20 \ \mu\text{A } I_{CC} \text{ max}$ $9 \text{ Dever down high impedance inputs and outputs}$ 0 Output 0 sare in $2.24 \text{ mA output drive } (V_{CC} = 3.0V)$ $0 \text{ Implements patented noise/EMI reduction circuitry}$ $1 \text{ Latch-up performance exceeds 500 mA}$ $1 \text{ ESD performance:}$ $1 \text{ Human body model} > 2000V$
Ordering C	Package Nun	nber	Package Description
Order Number	· aonago nan		
Order Number 74LCX16841MEA	MS56A	56-Lead Shri	ink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LCX16841MEA 74LCX16841MTD Devices also available	MTD56 in Tape and Reel. S	56-Lead Thin	
74LCX16841MEA 74LCX16841MTD	MTD56 in Tape and Reel. 5 bol	56-Lead Thin Specify by appending suf	ink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide n Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LCX16841MEA 74LCX16841MTD Devices also available Logic Sym	MTD56 in Tape and Reel. 5 bol	56-Lead Thin Specify by appending suf	ink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide a Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide iffix letter "X" to the ordering code. $\begin{array}{c ccccccccccccccccccccccccccccccccccc$
74LCX16841MEA 74LCX16841MTD Devices also available Logic Sym	MTD56 in Tape and Reel. S bol 	56-Lead Thin Specify by appending suf	ink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide a Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide iffix letter "X" to the ordering code. $\begin{array}{cccccccccccccccccccccccccccccccccccc$
74LCX16841MEA 74LCX16841MTD Devices also available Logic Sym	MTD56 in Tape and Reel. S bol 	56-Lead Thin Specify by appending suf 1 1 2 D1 D2 D3 D4 D5 D6 3 01 02 03 04 05 06 3 01 02 03 04 05 06 1 1 1 1 1 1 1 Pin Names OEn OI OI OI OI OI	ink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide n Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide iffix letter "X" to the ordering code.
74LCX16841MEA 74LCX16841MTD Devices also available Logic Sym	MTD56 in Tape and ReeL S bol 	56-Lead Thin Specify by appending suf	ink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide n Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide iffix letter "X" to the ordering code.



74LCX16841

Connection Diagram				
Connection Dial $\overline{a}_{\overline{c}_1}$ a_0 a_1 $cn0$ a_1 $cn0$ a_2 a_1 $cn0$ a_2 a_1 a_2 a_2 a_2 a_2 a_2 a_2 a_2 a_2 a_2 a_3 a_4 a_1 a_2 a_1 a_2 a_1 a_2 a_2 a_1 a_2 a_2 a_3	agram 1 56 2 55 3 54 4 53 5 52 6 51 7 50 8 49 9 48 10 47 11 46 12 45 13 44 14 43 15 42 16 41 17 40 19 38 20 37 21 36 22 35 23 34 24 33 25 52 23 34 24 35 25 55 26 51 27 50 28 55 28 55 29 55 20	$ = LE_1 \\ = D_0 \\ = D_1 \\ = D_2 \\ = D_1 \\ = $		
0E2 -	28 29	— LE ₂		

Functional Description

The LCX16841 contains twenty D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the D_n enters the latches. In this condition the latches are transparent, i.e. a latch output will change states each time

Truth Tables

	Inputs		Outputs
LE ₁	OE ₁ D ₀ -D ₉		0 ₀ –0 ₉
Х	Н	Х	Z
н	L	L	L
н	L	н	н
L	L	Х	O ₀
Inputs			
	Inputs		Outputs
LE ₂	OE ₂	D ₁₀ -D ₁₉	Outputs O ₁₀ –O ₁₉
LE ₂ X	·	D ₁₀ –D ₁₉ X	
	OE ₂		0 ₁₀ -0 ₁₉
Х	OE ₂	Х	0 ₁₀ -0 ₁₉ Z


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance

 $O_0 = Previous O_0$ before HIGH-to-LOW transition of Latch Enable

its D input changes. When LE_n is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE_n. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.





Absolute Maximum Ratings(Note 2)

74LCX16841

Symbol	Parameter	Value	Conditions	Units	
V _{CC}	Supply Voltage	-0.5 to +7.0		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to V _{CC} + 0.5	Output in HIGH or LOW State (Note 3)		
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA	
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA	
		+50	V _O > V _{CC}	111/2	
I _O	DC Output Source/Sink Current	±50		mA	
I _{CC}	DC Supply Current per Supply Pin	±100		mA	
I _{GND}	DC Ground Current per Ground Pin	±100		mA	
T _{STG}	Storage Temperature	-65 to +150		°C	

Recommended Operating Conditions (Note 4)

Symbol	Parameter			Max	Units	
V _{CC}	Supply Voltage	Operating	2.0	3.6	V	
		Data Retention	1.5	3.6	v	
VI	Input Voltage		0	5.5	V	
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V	
		3-STATE	0	5.5	v	
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24		
		$V_{CC} = 2.7V - 3.0V$		±12	mA	
		$V_{CC}=2.3V-2.7V$		±8		
T _A	Free-Air Operating Temperature		-40	85	°C	
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$		0	10	ns/V	

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_{O} Absolute Maximum Rating must be observed.

Note 4: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Cumbal	Parameter	Conditions	V _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	
Symbol	Parameter	(V)		Min Max			
V _{IH}	HIGH Level Input Voltage		2.3 - 2.7	1.7		v	
			2.7 - 3.6	2.0		v	
/ _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	v	
			2.7 - 3.6		0.8	v	
/он	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 - 3.6	V _{CC} - 0.2			
		I _{OH} = -8 mA	2.3	1.8			
		I _{OH} = -12 mA	2.7	2.2		`	
		I _{OH} = -18 mA	3.0	2.4			
		I _{OH} = -24 mA	3.0	2.2			
OL	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 - 3.6		0.2		
		I _{OL} = 8 mA	2.3		0.6		
		I _{OL} = 12 mA	2.7		0.4	,	
		I _{OL} = 16 mA	3.0		0.4		
		I _{OL} = 24 mA	3.0		0.55		
	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μ	
Z	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		±5.0		
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.6		±5.0	μ	
DFF	Power-Off Leakage Current	$V_1 \text{ or } V_0 = 5.5 V$	0		10	μ	



74LCX16841

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	T _A = −40°C to +85°C		Units
Gymbol	rarameter	Conditions	(V)	Min	Max	Onits
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 - 3.6		20	μA
		$3.6V \le V_I, V_O \le 5.5V$ (Note 5)	2.3 - 3.6		±20	μΛ
∆l _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ

AC Electrical Characteristics

			$\textbf{T}_{\textbf{A}}=-\textbf{40}^{\circ}\textbf{C}$ to +85°C, $\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$					
Symbol	Parameter	V _{CC} = 3.	$3V \pm 0.3V$	V _{CC}	= 2.7V	V _{CC} = 2.	$5V \pm 0.2V$	Unite
		C _L = 50 pF		C _L = 50 pF		C _L = 30 pF		Units
		Min	Max	Min	Max	Min	Max	1
t _{PHL}	Propagation Delay	1.5	5.5	1.5	6.0	1.5	6.6	ns
t _{PLH}	D _n to O _n	1.5	5.5	1.5	6.0	1.5	6.6	ns
t _{PHL}	Propagation Delay	1.5	5.5	1.5	6.5	1.5	6.6	ns
t _{PLH}	LE to O _n	1.5	5.5	1.5	6.5	1.5	6.6	
t _{PZL}	Output Enable Time	1.5	6.5	1.5	7.0	1.5	8.5	ns
t _{PZH}		1.5	6.5	1.5	7.0	1.5	8.5	
t _{PLZ}	Output Disable Time	1.5	6.5	1.5	7.0	1.5	7.8	ns
t _{PHZ}		1.5	6.5	1.5	7.0	1.5	7.8	115
t _{OSHL}	Output to Output Skew (Note 6)		1.0					ns
t _{OSLH}			1.0					115
t _S	Setup Time, D _n to LE	2.5		2.5		3.0		ns
t _H	Hold Time, D _n to LE	1.5		1.5		2.0		ns
t _W	LE Pulse Width	3.3		3.3	1	3.8		ns

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{cc}	$T_A = 25^{\circ}C$	Units	
Gymbol	i alameter	Conditions	(V)	Typical	Units	
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V	
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	v	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V	
		$C_L=30 \text{ pF}, V_{IH}=2.5 \text{V}, V_{IL}=0 \text{V}$	2.5	-0.6	v	

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
Co	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	V_{CC} = 3.3V, V_{I} = 0V or V_{CC} , f = 10 MHz	20	pF



Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of 74LCX16841MTD - IC LATCH TRANSP 20BIT LV 56TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

