

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor FDS3580

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



## FAIRCHILD

SEMICONDUCTOR TM

## FDS3580

## 80V N-Channel PowerTrench® MOSFET

#### **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.


These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable  $R_{\text{DS(ON)}}$  specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.

#### Features

- 7.6 A, 80 V.  $R_{DS(ON)} = 0.029 \ \Omega \ @ V_{GS} = 10 \ V$  $R_{DS(ON)} = 0.033 \ \Omega \ @ V_{GS} = 6 \ V.$
- Low gate charge (34nC typical).
- Fast switching speed.
- High performance trench technology for extremely low  $R_{_{DS(ON)}}$
- High power and current handling capability.





#### Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		80	V
V <sub>GSS</sub>	Gate-Source Voltage		<u>+</u> 20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	7.6	А
	- Pulsed		50	
P <sub>D</sub> Power	Power Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1	
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

### Thermal Characteristics

R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	25	°C/W

### Package Outlines and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
FDS3580	FDS3580	13"	12mm	2500 units
			•	

©2000 Fairchild Semiconductor International

FDS3580

December 2000



Drain-So W <sub>DSS</sub> I <sub>AR</sub> Off Chara BV <sub>DSS</sub>	urce Avalanche Ratings (Note 2	Test Conditions	Min	Тур	Max	Units
W <sub>DSS</sub> AR Off Chara		2)				
Off Chara	Single Pulse Drain-Source	$V_{DD} = 40 \text{ V}, \text{ I}_{D} = 7.6 \text{ A}$			245	mJ
	Avalanche Energy Maximum Drain-Source Avalanche C	Current			7.6	Α
	actoristics					
► V DSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 µA	80			V
$\Delta BV_{DSS}$ $\Delta T_{\perp}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to $25^{\circ}$ C		81		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 64 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Chara	Acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2	2.5	4	V
$\Delta V_{GS(th)}$ $\Delta T_{\perp}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C	_	-7		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 7.6 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 7.6 \text{ A}, T_J=125^{\circ}\text{C}$ $V_{GS} = 6 \text{ V}, I_D = 7 \text{ A}$		0.022 0.037 0.024	0.029 0.055 0.033	Ω
	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	30			Α
I <sub>D(on)</sub>		$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 7.6 \text{ A}$				~
	Forward Transconductance	$v_{DS} = 5 v, i_D = 7.0 A$		28		S
<b>g</b> <sub>FS</sub>		V <sub>DS</sub> = 0 V, I <sub>D</sub> = 7.0 A		28		5
g <sub>⊧s</sub> Dynamic	Characteristics	$V_{DS} = 25 \text{ V}, V_{DS} = 0 \text{ V},$		28 1800		pF
g <sub>FS</sub> <b>Dynamic</b> C <sub>iss</sub>	Characteristics	-		 -		
g <sub>Fs</sub> <b>Dynamic</b> C <sub>iss</sub> C <sub>oss</sub>	Characteristics Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V,		1800		pF
g <sub>FS</sub> Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V,		1800 180		pF pF
g <sub>FS</sub> Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switching	Characteristics Input Capacitance Output Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V,		1800 180	26	pF pF
GFS Dynamic Ciss Coss Crss Switching	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2)	$V_{DS} = 25 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz		1800 180 90	26	pF pF pF
Bynamic   Ciss   Coss   Crss   Switching   t <sub>d(on)</sub> t <sub>r</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time	$V_{DS} = 25 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz $V_{DD} = 40 \text{ V}, \text{ I}_{D} = 1 \text{ A},$		1800 180 90 13		pF pF pF ns
Bynamic   Ciss   Coss   Crss   Switching   t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time	$V_{DS} = 25 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz $V_{DD} = 40 \text{ V}, \text{ I}_{D} = 1 \text{ A},$		1800 180 90 13 8	20	pF pF pF ns
g <sub>FS</sub> Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	$V_{DS} = 25 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz $V_{DD} = 40 \text{ V}, \text{ I}_{D} = 1 \text{ A},$		1800 180 90 13 8 34	20 60	pF pF pF ns ns ns
Bynamic   Dynamic   Ciss   Coss   Crss   Switching   t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>r</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	$V_{DS} = 25 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz $V_{DD} = 40 \text{ V}, \text{ I}_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		1800 180 90 13 8 34 16	20 60 30	pF pF pF ns ns ns
ØFS   Dynamic   Ciss   Coss   Crss   Switching   t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	$V_{DS} = 25 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz $V_{DD} = 40 \text{ V}, \text{ I}_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{DS} = 40 \text{ V}, \text{ I}_{D} = 7.6 \text{ A},$		1800 180 90 13 8 34 16 34	20 60 30	pF pF pF ns ns ns ns nc
Best   Dynamic   Ciss   Coss   Crss   Switching   td(on)   tr   td(off)   tr   Qg   Qg   Qgd	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DS} = 25 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz $V_{DD} = 40 \text{ V}, \text{ I}_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{DS} = 40 \text{ V}, \text{ I}_{D} = 7.6 \text{ A},$ $V_{GS} = 10 \text{ V}$		1800 180 90 13 8 34 16 34 6.1	20 60 30	pF pF ns ns ns nc nC
BFS   Dynamic   Ciss   Coss   Crss   Switching   t <sub>d(on)</sub> tr   t <sub>d(off)</sub> t <sub>f</sub> Qg   Qg   Qg   Qgd	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	$V_{DS} = 25 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz $V_{DD} = 40 \text{ V}, \text{ I}_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ $V_{DS} = 40 \text{ V}, \text{ I}_{D} = 7.6 \text{ A},$ $V_{GS} = 10 \text{ V}$ and Maximum Ratings		1800 180 90 13 8 34 16 34 6.1	20 60 30	pF pF ns ns ns nc nC


FDS3580 Rev. C

FDS3580

Scale 1 : 1 on letter size paper

2: Pulse Test: Pulse Width  $\leq 300~\mu\text{s},$  Duty Cycle  $\leq 2.0\%$ 






FDS3580 Rev. C

FDS3580





FDS3580 Rev. C

FDS3580



TRADEMARKS			
The following are registered ar not intended to be an exhaustiv	nd unregistered trademarks Fairchild ve list of all such trademarks.	Semiconductor owns or is authoriz	zed to use and is
ACEx <sup>™</sup> Bottomless <sup>™</sup> CoolFET <sup>™</sup> <i>CROSSVOLT</i> <sup>™</sup> DOME <sup>™</sup> E <sup>2</sup> CMOS <sup>™</sup> EnSigna <sup>™</sup> FACT <sup>™</sup> FACT Quiet Series <sup>™</sup> FAST ®	FASTr <sup>™</sup> GlobalOptoisolator <sup>™</sup> GTO <sup>™</sup> HiSeC <sup>™</sup> ISOPLANAR <sup>™</sup> MICROWIRE <sup>™</sup> OPTOLOGIC <sup>™</sup> OPTOLOGIC <sup>™</sup> OPTOPLANAR <sup>™</sup> PACMAN <sup>™</sup> POP <sup>™</sup>	PowerTrench® QFET™ QS™ QT Optoelectronics™ Quiet Series™ SILENT SWITCHER® SMART START™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8	SyncFET™ TinyLogic™ UHC™ VCX™
DISCLAIMER			

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production