

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Fairchild Semiconductor](#)
[74ACT18823MTD](#)

For any questions, you can email us directly:
sales@integrated-circuit.com



August 1999
 Revised October 1999

74ACT18823 18-Bit D-Type Flip-Flop with 3-STATE Outputs

General Description

The ACT18823 contains eighteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP), Clear (CLR), Clock Enable (EN) and Output Enable (OE) are common to each byte and can be shorted together for full 18-bit operation.

Features


- Broadside pinout allows for easy board layout
- Separate control logic for each byte
- Extra data width for wider address/data paths or buses carrying parity
- Outputs source/sink 24 mA
- TTL-compatible inputs

Ordering Code:


Order Number	Package Number	Package Description
74ACT18823SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACT18823MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
\overline{OE}_n	Output Enable Input (Active LOW)
\overline{CLR}_n	Clear (Active LOW)
\overline{EN}_n	Clock Enable (Active LOW)
CP_n	Clock Pulse Input
I_0-I_{17}	Inputs
O_0-O_{17}	Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

74ACT18823

Functional Description

The ACT18823 consists of eighteen D-type edge-triggered flip-flops. These have 3-STATE outputs for bus systems organized with inputs and outputs on opposite sides. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. The buffered clock (CP_n) and buffered Output Enable (\overline{OE}_n) are common to all flip-flops within that byte. The flip-flops will store the state of their individual D inputs that meet set-up and hold time requirements on the LOW-to-HIGH CP_n transition. With \overline{OE}_n LOW, the contents of the flip-flops are available at the outputs. When \overline{OE}_n is HIGH, the outputs go to the impedance state. Operation of the \overline{OE}_n input does not affect the state of the flip-flops. In addition to the Clock and Output Enable pins, there are Clear (\overline{CLR}_n) and Clock Enable (\overline{EN}_n) pins. These devices are ideal for parity bus interfacing in high performance systems.

When \overline{CLR}_n is LOW and \overline{OE}_n is LOW, the outputs are LOW. When \overline{CLR}_n is HIGH, data can be entered into the flip-flops. When \overline{EN}_n is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the \overline{EN}_n is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

Function Table


(Note 1)

Inputs				I_n	Internal	Output	Function
\overline{OE}	\overline{CLR}	\overline{EN}	CP				
H	X	L	↗	L	L	Z	High Z
H	X	L	↗	H	H	Z	High Z
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	Clear
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	Hold
H	H	L	↗	L	L	Z	Load
H	H	L	↗	H	H	Z	Load
L	H	L	↗	L	L	L	Load
L	H	L	↗	H	H	H	Load

H= HIGH Voltage Level
 L= LOW Voltage Level
 X= Immaterial
 Z= High Impedance
 ↗= LOW-to-HIGH Transition
 NC= No Change

Note 1: The table represents the logic for one byte. The two bytes are independent of each other and function identically.

Logic Diagrams



Absolute Maximum Ratings (Note 2)		Recommended Operating Conditions	
Supply Voltage (V_{CC})	-0.5V to +7.0V	Supply Voltage (V_{CC})	4.5V to 5.5V
DC Input Diode Current (I_{IK})		Input Voltage (V_I)	0V to V_{CC}
$V_I = -0.5V$	-20 mA	Output Voltage (V_O)	0V to V_{CC}
$V_I = V_{CC} + 0.5V$	+20 mA	Operating Temperature (T_A)	-40°C to +85°C
DC Output Diode Current (I_{OK})		Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns
$V_O = -0.5V$	-20 mA	V_{IN} from 0.8V to 2.0V	
$V_O = V_{CC} + 0.5V$	+20 mA	V_{CC} @ 4.5V, 5.5V	
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$	Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.	
DC Output Source/Sink Current (I_O)	± 50 mA		
DC V_{CC} or Ground Current			
Per Output Pin	± 50 mA		
Junction Temperature			
PDIP/SOIC	+140°C		
Storage Temperature	-65°C to +150°C		

DC Electrical Characteristics								
Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ C$		$T_A = -40^\circ C$ to $+85^\circ C$		Units	Conditions
			Typ	Guaranteed Limits				
V_{IH}	Minimum HIGH Input Voltage	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
		5.5	1.5	2.0	2.0			
V_{IL}	Maximum LOW Input Voltage	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
		5.5	1.5	0.8	0.8			
V_{OH}	Minimum HIGH Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$	
		5.5	5.49	5.4	5.4			
		4.5		3.86	3.76	V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -24 mA$ $I_{OH} = -24 mA$ (Note 3)	
		5.5		4.86	4.76			
V_{OL}	Maximum LOW Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$	
		5.5	0.001	0.1	0.1			
		4.5		0.36	0.44	V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 24 mA$ $I_{OL} = 24 mA$ (Note 3)	
		5.5		0.36	0.44			
I_{OZ}	Maximum 3-STATE Leakage Current	5.5		±0.5	±5.0	μA	$V_I = V_{IL}, V_{IH}$ $V_O = V_{CC}, GND$	
I_{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_I = V_{CC}, GND$	
I_{CCT}	Maximum $I_{CC}/Input$	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I_{CC}	Maximum Quiescent Supply Current	5.5		8.0	80.0	μA	$V_{IN} = V_{CC}$ or GND	
I_{OLD}	Minimum Dynamic Output Current (Note 4)	5.5			75	mA	$V_{OLD} = 1.65V$ Max	
I_{OHD}	Output Current (Note 4)				-75	mA	$V_{OHD} = 3.85V$ Min	

Note 3: All outputs loaded; thresholds associated with output under test.
Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

74ACT18823

AC Electrical Characteristics							
Symbol	Parameter	V _{CC} (V) (Note 5)	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	5.0	100		90		MHz
t _{PHL}	Propagation Delay	5.0	2.0	9.0	2.0	9.5	ns
t _{PLH}	CP _n to O _n		2.0	9.0	2.0	9.5	
t _{PHL}	Propagation Delay	5.0	2.0	9.0	2.0	9.5	ns
t _{PHL}	CLR _n to O _n		2.0	9.0	2.0	9.5	
t _{PZL}	Output Enable Time	5.0	2.0	9.0	2.0	10.0	ns
t _{PZH}			2.0	9.0	2.0	10.0	
t _{PLZ}	Output Disable Time	5.0	1.5	7.0	1.5	7.5	ns
t _{PHZ}			1.5	8.0	1.5	8.5	


Note 5: Voltage Range 5.0 is 5.0V ± 0.5V.

AC Operating Requirements						
Symbol	Parameter	V _{CC} (V) (Note 6)	T _A = +25°C C _L = 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units	
			Guaranteed Minimum			
t _S	Setup Time, HIGH or LOW, Input to Clock	5.0	3.0	3.0	ns	
t _H	Hold Time, HIGH or LOW, Input to Clock	5.0	1.5	1.5	ns	
t _S	Setup Time, HIGH or LOW, Enable to Clock	5.0	3.0	3.0	ns	
t _H	Hold Time, HIGH or LOW, Enable to Clock	5.0	1.5	1.5	ns	
t _W	CP _n Pulse Width, HIGH or LOW	5.0	4.0	4.0	ns	
t _W	CLR _n Pulse Width, HIGH or LOW	5.0	4.0	4.0	ns	
t _{rec}	Recovery Time, CLR _n to CP _n	5.0	6.0	6.0	ns	

Note 6: Voltage Range 5.0 is 5.0V ± 0.5V.

Capacitance					
Symbol	Parameter	Typ	Units	Conditions	
C _{IN}	Input Pin Capacitance	4.5	pF	V _{CC} = 5.0V	
C _{PD}	Power Dissipation Capacitance	95	pF	V _{CC} = 5.0V	

74ACT18823



74ACT18823 18-Bit D-Type Flip-Flop with 3-STATE Outputs

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

56 29 1 28
 14.0 ± 0.1
 -A-
 8.1
 4.05
 6.1 ± 0.1
 -B-
 0.2
 C B A
 ALL LEAD TIPS
 SYMM ϕ
 SYMM ϕ
 (9.2 TYP)
 (5.6 TYP)
 (1.8 TYP)
 (0.3 TYP)
 (0.5 TYP)
 LAND PATTERN RECOMMENDATION
 0.1
 C
 ALL LEAD TIPS
 (0.90)
 1.1 MAX
 0.10 ± 0.05 TYP
 0.5 TYP
 0.17 - 0.27 TYP
 0.13
 M A B S C S
 SEE DETAIL A
 0.09-0.20 TYP
 GAGE PLANE
 0.25
 SEATING PLANE
 0.60 \pm 0.15
 -0.10
 0°-8°
 TYPICAL
 MTD56 (REV B)
**56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
 Package Number MTD56**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com