Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor 74ACTQ574PC

For any questions, you can email us directly: sales@integrated-circuit.com

74ACQ574 • 74ACTQ574 Quiet Series™ Octal D-Type Flip-Flop with 3-STATE Outputs



January 1990 Revised November 1999

74ACQ574 • 74ACTQ574 Quiet Series™ Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The ACQ/ACTQ574 is a high-speed, low-power octal D-type flip-flop with a buffered Common Clock (CP) and a buffered common Output Enable $(\overline{\text{OE}})$. The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH clock (CP) transition.

ACQ/ACTQ574 utilizes FACT Quiet Series™ technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

The ACQ/ACTQ574 is functionally identical to the ACTQ374 but with different pin-out.

Features


- I_{CC} and I_{OZ} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of the package allowing easy interface with microprocessors
- Functionally identical to the ACQ/ACTQ374
- 3-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Faster prop delays than the standard AC/ACT574

Ordering Code:

		·
Order Number	Package Number	Package Description
74ACQ574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACQ574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACQ574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACTQ574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACTQ574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACTQ574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix "X" to the ordering code.

Connection Diagram




Pin Descriptions

Pin Names	Description
D ₀ –D ₇	Data Inputs
СР	Clock Pulse Input
ŌE	3-STATE Output Enable Input
O ₀ -O ₇	3-STATE Outputs


FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

74ACQ574 • 74ACTQ574

Logic Symbols



IEEE/IEC



Functional Description

The ACQ/ACTQ574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Function Table

	Inputs	;	Internal	Outputs		
OE	СР	D	Q	O _N	Function	
Н	Н	L	NC	Z	Hold	
Н	Н	Н	NC	Z	Hold	
Н	~	L	L	Z	Load	
Н	~	Н	Н	Z	Load	
L	~	L	L	L	Data Available	
L	~	Н	Н	Н	Data Available	
L	Н	L	NC	NC	No Change in Data	
L	Н	Н	NC	NC	No Change in Data	

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Z = High Impedance

Z = LOW-to-HIGH Transition

NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



Absolute Maximum Ratings(Note 1)

-0.5V to +7.0V Supply Voltage (V_{CC})

DC Input Diode Current (IIK)

 $V_I = -0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA DC Input Voltage (V_I) $-0.5 \mbox{V}$ to $\mbox{V}_{CC} + 0.5 \mbox{V}$

DC Output Diode Current (I_{OK})

 $V_0 = -0.5V$ -20 mA $V_O = V_{CC} + 0.5V$ +20 mA $-0.5 \mbox{V}$ to $\mbox{V}_{CC} + 0.5 \mbox{V}$

DC Output Voltage (V_O)

DC Output Source or Sink Current (I_O)

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ±50 mA Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

DC Latch-Up Source or

Sink Current ±300 mA

Junction Temperature (T_.)

Recommended Operating Conditions

Supply Voltage (V_{CC})

2.0V to 6.0V ACQ ACTQ 4.5V to 5.5V Input Voltage (V_I) 0V to V_{CC} 0V to V_{CC} Output Voltage (V_O) -40°C to +85°C Operating Temperature (T_A)

Minimum Input Edge Rate ΔV/Δt

ACQ Devices

±50 mA

 $V_{\rm IN}$ from 30% to 70% of $V_{\rm CC}$

V_{CC} @ 3.0V, 4.5V, 5.5V 125 mV/ns

Minimum Input Edge Rate $\Delta V/\Delta t$

ACTQ Devices V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics for ACQ

Symbol	Danamatan	Parameter V_{CC} $T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	nits Conditions	
Symbol	Parameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	3.15	3.15	V	or V _{CC} – 0.1V
		5.5	2.75	3.85	3.85		
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	1.35	1.35	V	or V _{CC} – 0.1V
		5.5	2.75	1.65	1.65		
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		0.36	0.44		I _{OL} = 12 mA
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μА	$V_1 = V_{CC}$, GND
(Note 4)	Leakage Current			_0		μ.	
OLD	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
OHD	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min
СС	Maximum Quiescent	5.5		4.0	40.0	μА	$V_{IN} = V_{CC}$
(Note 4)	Supply Current						or GND
OZ	Maximum 3-STATE						V_{I} (OE) = V_{IL} , V_{IH}
	Leakage Current	5.5		±0.25	±2.5	μΑ	$V_I = V_{CC}$, GND
							$V_O = V_{CC}$, GND

Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of 74ACTQ574PC - IC D-TYPE POS TRG SNGL 20DIP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

74ACQ574 • 74ACTQ574

DC Electrical Characteristics for ACQ (Continued)

Symbol	Parameter	v _{cc}	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Cyllibol		(V)	Тур	Typ Guaranteed Limits		Onito	Conditions
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5		V	Figure 1, Figure 2 (Note 5)(Note 6)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2		V	Figure 1, Figure 2 (Note 5)(Note 6)
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	5.0	3.1	3.5		٧	(Note 5)(Note 7)
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	5.0	1.9	1.5		V	(Note 5)(Note 7)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

Note 5: DIP package.

 $\textbf{Note 6:} \ \text{Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.}$

Note 7: Maximum number of data inputs (n) switching. (n-1) inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{ILD}), f = 1 MHz.

DC Electrical Characteristics for ACTQ

Parameter	v _{cc}	T _A =	$T_A = +25$ °C $T_A = -40$ °C to $+85$ °C		Unite	Conditions	
r arameter	(V)	Тур	Gu	aranteed Limits	Oilles	Conditions	
Minimum HIGH Level	4.5	1.5	2.0	2.0		V _{OUT} = 0.1V	
Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} – 0.1V	
Maximum LOW Level	4.5	1.5	0.8	0.8		V _{OUT} = 0.1V	
Input Voltage	5.5	1.5	0.8	0.8	V	or V _{CC} – 0.1V	
Minimum HIGH Level	4.5	4.49	4.4	4.4		I _{OUT} = -50 μA	
Output Voltage	5.5	5.49	5.4	5.4	V	I _{OUT} = -50 μA	
						$V_{IN} = V_{IL} \text{ or } V_{IH}$	
	4.5		3.85	3.76	V	I _{OH} = -24 mA	
	5.5		4.86	4.76		I _{OH} = -24 mA (Note 8)	
Maximum LOW Level	4.5	0.001	0.1	0.1		I - 50 A	
Output Voltage	5.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
						$V_{IN} = V_{IL}$ or V_{IH}	
	4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
	5.5		0.36	0.44		I _{OL} = 24 mA (Note 8)	
Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND	
Maximum 3-STATE	5.5		±0.25	+2.5		$V_I = V_{IL}, V_{IH}$	
Leakage Current	5.5		±0.23	12.5	μΑ	$V_O = V_{CC}$, GND	
Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
Output Current (Note 9)	5.5			-75	mA	V _{OHD} = 3.85V Min	
Maximum Quiescent	5.5		4.0	40.0	пΔ	$V_{IN} = V_{CC}$	
Supply Current	0.0		4.0	40.0	μι	or GND	
Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2	
Maximum Dynamic V _{OL}	5.0	1	1.5		V	(Note 10)(Note 11)	
Quiet Output	5.0	-0.6	_1 2		V	Figure 1, Figure 2	
Minimum Dynamic V _{OL}	5.0	-0.0	-1.2		V	(Note 10)(Note 11)	
Minimum HIGH Level	5.0	1.0	2.2		V	(Note 10)(Note 12)	
Dynamic Input Voltage	3.0	1.5	2.2		v	(14018 10)(14018 12)	
Maximum LOW Level	5.0	1.2	0.8		V	(Note 10)(Note 12)	
Dynamic Input Voltage	5.0	1.2	0.0		V	(Note 10)(Note 12)	
	Input Voltage Maximum LOW Level Input Voltage Minimum HIGH Level Output Voltage Maximum LOW Level Output Voltage Maximum Input Leakage Current Maximum 3-STATE Leakage Current Maximum I _{CC} /Input Minimum Dynamic Output Current (Note 9) Maximum Quiescent Supply Current Quiet Output Maximum Dynamic V _{OL} Quiet Output Minimum Dynamic V _{OL} Minimum Dynamic V _{OL} Minimum HIGH Level Dynamic Input Voltage Maximum LOW Level	Name	Name	Minimum HIGH Level 4.5 1.5 2.0	Name	Name	

Note 8: All outputs loaded; thresholds on input associated with output under test.

Note 9: Maximum test duration 2.0 ms, one output loaded at a time.

Note 10: DIP package

Note 11: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.



DC Electrical Characteristics for ACTQ (Continued)

Note 12: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold (V_{IID}) , 0V to threshold (V_{IID}) , f = 1 MHz.

AC Electrical Characteristics for ACQ

Symbol	Parameter	V _{cc} (V)	T _A = +25°C C _I = 50 pF			T _A = -40°	Units	
Cymbol	rurumotor	(Note 13)	Min	Тур	Max	Min	Max	Omico
f _{MAX}	Maximum Clock	3.3	75			70		MUL
	Frequency	5.0	90			85		MHz
t _{PLH}	Propagation Delay	3.3	3.0	9.5	13.0	3.0	13.5	
t _{PHL}	CP to \overline{O}_n	5.0	2.0	6.5	8.5	2.0	9.0	ns
t _{PZH}	Output Enable Time	3.3	3.0	9.5	13.0	3.0	13.5	ns
t _{PZL}		5.0	2.0	6.5	8.5	2.0	9.0	115
t _{PHZ}	Output Disable Time	3.3	1.0	9.5	14.5	1.0	15.0	ns
t_{PLZ}		5.0	1.0	8.0	9.5	1.0	10.0	115
t _{OSHL}	Output to Output Skew (Note 14)	3.3		1.0	1.5		1.5	20
t _{OSLH}	CP to \overline{O}_n	5.0		0.5	1.0		1.0	ns

Note 13: Voltage Range 5.0 is $5.0V \pm 0.5V$ Voltage Range 3.3 is $3.3V \pm 0.3V$

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

AC Operating Requirements for ACQ

Symbol	Parameter	V _{CC} (V)	$T_A = +25$ °C $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$	Units	
		(Note 15)	Тур	Guar	anteed Minimum		
t _S	Setup Time, HIGH or LOW	3.3	0	3.0	3.0	no	
	D _n to CP	5.0	0	3.0	3.0	ns	
t _H	Hold Time, HIGH or LOW	3.3	0	1.5	1.5		
	D _n to CP	5.0	0	1.5	1.5	ns	
t _W	CP Pulse Width,	3.3	2.0	4.0	4.0	no	
	HIGH or LOW	5.0	2.0	4.0	4.0	ns	

Note 15: Voltage Range 5.0 is $5.0V \pm 0.5V$ Voltage Range 3.3 is $3.3V \pm 0.3V$

AC Electrical Characteristics for ACTQ

Symbol	Parameter	V _{CC} (V)	$T_A = +25$ °C $C_L = 50 \text{ pF}$			$T_A = -40$ °C to +85°C $C_L = 50$ pF		Units
		(Note 16)	Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	5.0	85			80		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to \overline{O}_n	5.0	2.0	7.0	9.0	2.0	9.5	ns
t _{PZH} t _{PZL}	Output Enable Time	5.0	2.0	7.0	9.0	2.0	9.5	ns
t _{PHZ}	Output Disable Time	5.0	1.0	8.0	10.0	1.0	10.5	ns
t _{OSHL} t _{OSLH}	Output to Output Skew (Note 17) CP to \overline{O}_n	5.0		0.5	1.0		1.0	ns

Note 16: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note 17: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Distributor of Fairchild Semiconductor: Excellent Integrated System Limited

74ACQ574 • 74ACTQ574

		V _{CC}	T _A = -	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol	Parameter	(V)	C _L =	50 pF	C _L = 50 pF	Units	
		(Note 18)	Typ Gua		anteed Minimum		
t _S	Setup Time, HIGH or LOW	5.0	0	3.0	3.0	ns	
	D _n to CP	5.0	0	3.0	3.0	115	
t _H	Hold Time, HIGH or LOW	5.0	0	1.5	1.5	ns	
	D _n to CP	5.0	0	1.5	1.5	115	
t _W	CP Pulse Width,	5.0	0.0	4.0	4.0		
	HIGH or LOW	5.0	2.0	4.0	4.0	ns	

Note 18: Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	40.0	pF	V _{CC} = 5.0V

Distributor of Fairchild Semiconductor: Excellent Integrated System LimitedDatasheet of 74ACTQ574PC - IC D-TYPE POS TRG SNGL 20DIP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note 19: v_{OHV} and v_{OLP} are measured with respect to ground referent Note 20: Input pulses have the following characteristics: f = 1 MHz, $t_r = 3$ ns, $t_F = 3$ ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case for active and enable transition. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

VILD and VIHD:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







FIGURE 2. Simultaneous Switching Test Circuit









20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N20A (REV G