

#### **Features**

- ESD/EFT/Surge Protection for 1 Line with Bi-directional.
- Provide ESD protection for each line to
   IEC 61000-4-2 (ESD) ±26kV (air), ±25kV (contact)
   IEC 61000-4-4 (EFT) 80A (5/50ns)
   IEC 61000-4-5 (Lightning) 16A (8/20µs)
- Suitable for, 3.3V and below, operating voltage applications
- 0201 small CSP package saves board space
- Protect one I/O line or one power line
- Fast turn-on and Low clamping voltage
- Solid-state silicon-avalanche and active circuit triggering technology
- Green part

## **Applications**

- Mobile Phones
- Hand Held Portable Applications
- Computer Interfaces Protection
- Microprocessors Protection
- Serial and Parallel Port Protection
- Control Signal Lines Protection
- Power Lines on PCB Protection
- Latchup Protection

## **Description**


AZ8523-01B is a design which includes a bi-directional ESD rated clamping cell to protect one power line, or one control line, or one low speed data line in an electronic systems. The AZ8523-01B has been specifically designed to protect sensitive components which are

connected to power and control lines from over-voltage damage and latch-up caused by Electrostatic Discharging (ESD), Electrical Fast Transients (EFT), Lightning, and Cable Discharge Event (CDE).

AZ8523-01B is a unique design which includes proprietary clamping cell in a single package. During transient conditions, the proprietary clamping cell prevents over-voltage on the power line or control/data lines, protecting any downstream components.

AZ8523-01B may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 (±15kV air, ±8kV contact discharge).

## **Circuit Diagram / Pin Configuration**





## **SPECIFICATIONS**

ABSOLUTE MAXIMUM RATINGS				
PARAMETER	SYMBOL	RATING	UNITS	
Peak Pulse Current (tp =8/20μs)	$I_{PP}$	16	А	
Operating Supply Voltage (pin-1 to pin-2)	$V_{DC}$	±3.6	V	
Pin-1 to pin-2 ESD per IEC 61000-4-2 (Air)	V <sub>ESD-1</sub>	±26	kV	
Pin-1 to pin-2 ESD per IEC 61000-4-2 (Contact)	$V_{ESD-2}$	±25		
Lead Soldering Temperature	$T_{SOL}$	260 (10 sec.)	°C	
Operating Temperature	T <sub>OP</sub>	-55 to +125	°C	
Storage Temperature	T <sub>STO</sub>	-55 to +150	°C	


ELECTRICAL CHARACTERISTICS						
PARAMETER	SYMBOL	CONDITIONS	MINI	TYP	MAX	UNITS
Reverse Stand-Off Voltage	$V_{RWM}$	T=25 °C.	-3.3		3.3	V
Reverse Leakage Current	I <sub>Leak</sub>	$V_{RWM} = \pm 3.3 V$ , T=25 °C.			0.5	μА
Reverse Breakdown Voltage	$V_{BV}$	I <sub>BV</sub> = 1mA, T=25 °C.	4		7	V
Surge Clamping Voltage	$V_{\text{CL-surge}}$	I <sub>PP</sub> =16A, tp=8/20μs, T=25 °C.		6.5		V
ESD Clamping Voltage (Note 1)	$V_{\text{clamp}}$	IEC 61000-4-2 +8kV ( $I_{TLP}$ = 16A), Contact mode, T=25 °C		5		V
ESD Dynamic Turn-on Resistance	R <sub>dynamic</sub>	IEC 61000-4-2 0~+8kV, T=25 °C, Contact mode.		0.03		Ω
Channel Input Capacitance	C <sub>IN</sub>	V <sub>R</sub> = 0V, f = 1MHz, T=25 °C.		52	60	pF


Note 1: ESD Clamping Voltage was measured by Transmission Line Pulsing (TLP) System.


TLP conditions:  $Z_0 = 50\Omega$ ,  $t_p = 100$ ns,  $t_r = 1$ ns.



## **Typical Characteristics**







Transmission Lie Pulsing (TLP) Voltage (V)

Revision 2016/07/15 © 2016-2017 Amazing Micro.



### **Applications Information**

The AZ8523-01B is designed to protect one line against System ESD/EFT/Lightning pulses by clamping it to an acceptable reference. It provides bi-directional protection.

The usage of the AZ8523-01B is shown in Fig. 1. Protected line, such as data line, control line, or power line, is connected at pin 1. The pin 2 is connected to a ground plane on the board. In order to minimize parasitic inductance in the board traces, all path lengths connected to the pins of AZ8523-01B should be kept as short as possible.

In order to obtain enough suppression of ESD induced transient, good circuit board is critical.

Thus, the following guidelines are recommended:

- Minimize the path length between the protected lines and the AZ8523-01B.
- Place the AZ8523-01B near the input terminals or connectors to restrict transient coupling.
- The ESD current return path to ground should be kept as short as possible.
- Use ground planes whenever possible.

NEVER route critical signals near board edges and near the lines which the ESD transient easily injects to.




Fig. 1



Fig. 2 shows another simplified example of using AZ8523-01B to protect the control line, low speed

data line, and power line from ESD transient stress.






Fig. 2




# Mechanical Details CSP0603P2Y PACKAGE DIAGRAMS





**BOTTOM VIEW** 




#### **PACKAGE DIMENSIONS**

Symbol	Millimeters			
	MIN.	TYP.	MAX.	
Α	0.275	0.300	0.325	
В	0.575	0.600	0.625	
D	0.256	0.276	0.296	
Е		0.011		
F		0.400		
G	0.210	0.220	0.230	
Н	0.110	0.120	0.130	

#### **LAND LAYOUT**


#### Unit: mm



#### Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

#### **MARKING CODE**



Part Number	Marking Code		
AZ8523-01B	0		
(Green Part)	9		

Note: Green means Pb-free, RoHS, and Halogen free compliant.

9 = Device Code

# **Ordering Information**

PN#	Material	Type	Reel size	MOQ	MOQ/internal box	MOQ/carton
AZ8523-01B.R7G	Green	T/R	7 inch	15,000/reel	4  reel = 60,000/box	6  box = 360,000/carton

## **Revision History**

Revision	Modification Description			
Revision 2015/10/13	Preliminary Release.			
Revision 2016/07/15	Revise Description.			