

## Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[STMicroelectronics](#)  
[STP100NF04](#)

For any questions, you can email us directly:

[sales@integrated-circuit.com](mailto:sales@integrated-circuit.com)



# STB100NF04, STP100NF04

N-channel 40 V, 0.0043 Ω typ., 120 A STripFET™ II  
 Power MOSFET in D<sup>2</sup>PAK and TO-220 packages

Datasheet – production data





Figure 1. Internal schematic diagram



AM01475v1

## Features

Order codes	V <sub>DS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	P <sub>w</sub>
STP100NF04	40 V	0.0046 Ω	120 A	300 W
STB100NF04	40 V	0.0046 Ω	120 A	300 W

- Standard threshold drive
- 100% avalanche tested

## Applications

- Switching applications

## Description

These Power MOSFETs have been developed using STMicroelectronics' unique STripFET process, which is specifically designed to minimize input capacitance and gate charge. This renders the devices suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.

Table 1. Device summary

Order codes	Marking	Package	Packaging
STB100NF04	B100NF04	D <sup>2</sup> PAK	Tape and reel
STP100NF04	P100NF04	TO-220	Tube

## Contents

<b>1</b>	<b>Electrical ratings</b> .....	<b>3</b>
<b>2</b>	<b>Electrical characteristics</b> .....	<b>4</b>
2.1	Electrical characteristics (curves) .....	6
2.2	Spice thermal model .....	10
<b>3</b>	<b>Test circuit</b> .....	<b>11</b>
<b>4</b>	<b>Package mechanical data</b> .....	<b>12</b>
<b>5</b>	<b>Packaging mechanical data</b> .....	<b>17</b>
<b>6</b>	<b>Revision history</b> .....	<b>19</b>

STB100NF04, STP100NF04

Electrical ratings

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage ( $V_{GS}=0$ )	40	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D^{(1)}$	Drain-current (continuous) at $T_c=25^\circ\text{C}$	120	A
$I_D^{(1)}$	Drain-current (continuous) at $T_c=100^\circ\text{C}$	120	A
$I_{DM}^{(2)}$	Drain-current (pulsed)	480	A
$P_{TOT}$	Total dissipation at $T_c=25^\circ\text{C}$	300	W
	Derating factor	2	W/°C
$dv/dt^{(3)}$	Peak diode recovery voltage slope	6	V/ns
$E_{AS}^{(4)}$	Single pulse avalanche energy	1.2	J
$T_j$	Operating junction temperature	-55 to 175	°C
$T_{stg}$	Storage temperature		°C

1. Current limited by package
2. Pulse width limited by safe operating area.
3.  $I_{SD} \leq 120\text{A}$ ,  $di/dt \leq 300\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_j \leq T_{jmax}$
4. Starting  $T_j=25^\circ\text{C}$ ,  $I_D=60\text{A}$ ,  $V_{DD}=30\text{V}$

Table 3. Thermal resistance

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance Junction-case max	0.5	°C/W
$R_{thj-pcb}$	Thermal resistance Junction-pcb max	(see <a href="#">Figure 14</a> )	°C/W
$R_{thj-amb}$	Thermal resistance Junction-ambient (Free Air) max	62.5	°C/W

Electrical characteristics

STB100NF04, STP100NF04

## 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

Table 4. On/off

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0	40			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> =0)	V <sub>DS</sub> =40 V V <sub>DS</sub> =40 V, T <sub>c</sub> =125 °C			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> =0)	V <sub>GS</sub> =±20 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-Resistance	V <sub>GS</sub> =10 V, I <sub>D</sub> =50 A		0.0043	0.0046	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min	Typ.	Max.	Unit
C <sub>ISS</sub>	Input capacitance	V <sub>DS</sub> =25 V, f=1 MHz, V <sub>GS</sub> =0	-	5100		pF
C <sub>OSS</sub>	Output capacitance		-	1300		pF
C <sub>rSS</sub>	Reverse transfer capacitance		-	160		pF
Q <sub>g</sub>	Total gate charge	V <sub>DD</sub> =32 V, I <sub>D</sub> =120 A V <sub>GS</sub> =10 V	-	110	150	nC
Q <sub>gs</sub>	Gate-source charge		-	35		nC
Q <sub>gd</sub>	Gate-drain charge		-	70		nC
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> =20 V, I <sub>D</sub> =60 A R <sub>G</sub> =4.7 Ω, V <sub>GS</sub> =10 V (see <a href="#">Figure 22</a> )	-	35		ns
t <sub>r</sub>	Rise time		-	220		ns
t <sub>d(off)</sub>	Turn-off delay time		-	80		ns
t <sub>f</sub>	Fall time		-	50		ns

**STB100NF04, STP100NF04**

**Electrical characteristics**

**Table 6. Source drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		120	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		480	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD}=120\text{ A}, V_{GS}=0$	-		1.3	V
$t_{rr}$	Reverse recovery time	$I_{SD}=120\text{ A}, V_{DD}=20\text{ V}, di/dt=100\text{ A}/\mu\text{s}, T_j=150\text{ }^\circ\text{C}$	-	75		ns
$Q_{rr}$	Reverse recovery charge		-	185		nC
$I_{RRM}$	Reverse recovery current		-	5		A


1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration=300 $\mu\text{s}$ , duty cycle 1.5%

**Electrical characteristics**


**STB100NF04, STP100NF04**

**2.1 Electrical characteristics (curves)**


**Figure 2. Power derating vs. temperature**




**Figure 3. Max Id current vs. temperature**




**Figure 4. Output characteristics**




**Figure 5. Transfer characteristics**



**Figure 6. Transconductance**




**Figure 7. Static drain-source on-resistance**




**STB100NF04, STP100NF04**

**Electrical characteristics**


**Figure 8. Gate charge vs. gate-source voltage**




**Figure 9. Capacitance variations**




**Figure 10. Normalized gate threshold voltage vs. temperature**




**Figure 11. Normalized on-resistance vs. temperature**



**Figure 12. Source-drain diode forward characteristics**



**Figure 13. Normalized BV<sub>DSS</sub> vs. temperature**







**Electrical characteristics**

**STB100NF04, STP100NF04**


**Figure 14. Thermal resistance  $R_{thj-pcb}$  vs. PCB copper area**




**Figure 15. Thermal impedance**



**Figure 16. Max power dissipation vs. PCB copper area**




**Figure 17. Safe operating area**



**STB100NF04, STP100NF04**

**Electrical characteristics**

**Figure 18. Allowable  $I_{AV}$  vs. time in avalanche**



The previous curve give the safe operating area for unclamped inductive loads, single pulse or repetitive, under the following conditions:

$$P_{D(AVE)} = 0.5 \cdot (1.3 \cdot BV_{DSS} \cdot I_{AV})$$

$$E_{AS(AR)} = P_{D(AVE)} \cdot t_{AV}$$

Where:

$I_{AV}$  is the allowable current in avalanche

$P_{D(AVE)}$  is the average power dissipation in avalanche (single pulse)

$t_{AV}$  is the time in avalanche

To de rate above 25°C, at fixed  $I_{AV}$ , the following equation must be applied:

$$I_{AV} = 2 \cdot (T_{jmax} - T_{CASE}) / (1.3 \cdot BV_{DSS} \cdot Z_{th})$$

Where:

$Z_{th} = K \cdot R_{th}$  is the value coming from normalized thermal response at fixed pulse width equal to  $T_{AV}$

Electrical characteristics


STB100NF04, STP100NF04

2.2 Spice thermal model

Table 7. Spice parameter

Parameter	Node	Value
CTHERM1	5 - 4	0.011
CTHERM1	4 - 3	0.0012
CTHERM3	3 - 2	0.05
CTHERM4	2 - 1	0.1
R THERM1	5 - 4	0.09
R THERM2	4 - 3	0.02
R THERM3	3 - 2	0.11
R THERM4	2 - 1	0.17

Figure 19. Spice model schematic




**STB100NF04, STP100NF04**


**Test circuit**

**3 Test circuit**


**Figure 20. Unclamped inductive load test circuit**




**Figure 21. Unclamped inductive waveform**




**Figure 22. Switching times test circuit for resistive load**




**Figure 23. Gate charge test circuit**



**Figure 24. Test circuit for inductive load switching**



**Figure 25. Switching time waveform**



## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK<sup>®</sup> is an ST trademark.

**STB100NF04, STP100NF04**

**Package mechanical data**

**Table 8. D<sup>2</sup>PAK (TO-263) mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
c	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50		
E	10		10.40
E1	8.50		
e		2.54	
e1	4.88		5.28
H	15		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.4	
V2	0°		8°

Package mechanical data

STB100NF04, STP100NF04

Figure 26. D<sup>2</sup>PAK (TO-263) drawing





Figure 27. D<sup>2</sup>PAK footprint<sup>(a)</sup>



a. All dimension are in millimeters

**STB100NF04, STP100NF04**

**Package mechanical data**

**Table 9. TO-220 type A mechanical data**


Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
c	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
ØP	3.75		3.85
Q	2.65		2.95



**Package mechanical data**

**STB100NF04, STP100NF04**

**Figure 28. TO-220 type A drawing**



STB100NF04, STP100NF04

Packaging mechanical data

## 5 Packaging mechanical data


Table 10. D<sup>2</sup>PAK (TO-263) tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	A		330
B0	15.7	15.9	B	1.5	
D	1.5	1.6	C	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	T		30.4
P0	3.9	4.1			
P1	11.9	12.1		Base qty	1000
P2	1.9	2.1		Bulk qty	1000
R	50				
T	0.25	0.35			
W	23.7	24.3			


**Packaging mechanical data**

**STB100NF04, STP100NF04**

**Figure 29. Tape**



**Figure 30. Reel**



## 6 Revision history

Table 11. Revision history

Date	Revision	Changes
23-Mar-2005	2	New template
01-Mar-2006	3	Removed I <sup>2</sup> PAK and inserted D <sup>2</sup> PAK.
04-Sep-2006	4	New template, no content change
20-Feb-2007	5	Typo mistake on page 1
16-May-2013	6	<ul style="list-style-type: none"> <li>– Minor text changes</li> <li>– Modified: <a href="#">Figure 17</a></li> <li>– Updated: <a href="#">Section 4: Package mechanical data</a> and <a href="#">Section 5: Packaging mechanical data</a></li> </ul>

---

**STB100NF04, STP100NF04**

---

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)