# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor FIN1025MTCX

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>





June 2002 Revised June 2002

#### FIN1025

### 3.3V LVDS 2-Bit High Speed Differential Driver

#### **General Description**

This dual driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates LVTTL signal levels to LVDS levels with a typical differential output swing of 350mV which provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1025 can be paired with its companion receiver, the FIN1026, or any other LVDS receiver.

#### **Features**


- Greater than 400Mbs data rate
- Flow-through pinout simplifies PCB layout
- 3.3V power supply operation
- 0.4ns maximum differential pulse skew
- 1.7ns maximum propagation delay
- Low power dissipation
- Power-Off protection
- Meets or exceeds the TIA/EIA-644 LVDS standard
- 14-Lead TSSOP package saves space

#### **Ordering Code:**

Order Number	Package Number	Package Description			
FIN1025MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide			

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



#### **Pin Descriptions**

Pin Name	Description		
D <sub>IN1</sub> , D <sub>IN2</sub> ,	LVTTL Data Inputs		
D <sub>OUT1+</sub> , D <sub>OUT2+</sub>	Non-Inverting Driver Outputs		
D <sub>OUT1-</sub> , D <sub>OUT2-</sub>	Inverting Driver Outputs		
EN	Driver Enable Pin		
EN	Inverting Driver Enable Pin		
V <sub>CC</sub>	Power Supply		
GND	Ground		
NC	No Connect		

#### Truth Table

	Inputs			Outputs			
EN	EN	D <sub>IN</sub>	D <sub>OUT+</sub>	D <sub>OUT</sub>			
Н	L or OPEN	Н	Н	L			
Н	L or OPEN	L	L	Н			
Н	L or OPEN	OPEN	L	Н			
Х	Н	Х	Z	Z			
L or OPEN	Х	Х	Z	Z			

- H = HIGH Logic Leve
- L = LOW Logic Level X = Don't Care
- Z = High Impedance



#### Distributor of Fairchild Semiconductor: Excellent Integrated System Limited Datasheet of FIN1025MTCX - IC DRIVER 3.3V LVDS HS 14-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

FIN1025

#### Absolute Maximum Ratings(Note 1)

#### **Recommended Operating Conditions**

Supply Voltage (V<sub>CC</sub>) LVTTL DC Input Voltage (V<sub>IN</sub>) -0.5V to +6VLVDS DC Output Voltage (V<sub>OUT</sub>) -0.5V to 4.6V Driver Short Circuit Current (I<sub>OSD</sub>) Continuous Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C Max Junction Temperature (T<sub>J</sub>) Lead Temperature (T<sub>L</sub>)

150°C 260°C

ESD (Human Body Model) 10,000V ESD (Machine Model) 600V

Supply Voltage ( $V_{CC}$ ) 3.0V to 3.6V Input Voltage (V<sub>IN</sub>) 0 to  $V_{\mbox{\footnotesize CC}}$ Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

#### **DC Electrical Characteristics**

(Soldering, 10 seconds)

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
V <sub>OD</sub>	Output Differential Voltage		250	340	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change from Differential LOW-to-HIGH	$R_L = 100\Omega$ , Driver Enabled,		1.4	25	mV
V <sub>OS</sub>	Offset Voltage	See Figure 1	1.125	1.25	1.375	V
ΔV <sub>OS</sub>	Offset Magnitude Change from Differential LOW-to-HIGH			1.2	25	mV
V <sub>OH</sub>	HIGH Output Voltage	$V_{IN} = V_{CC}$ , $R_L = 100\Omega$		1.4	1.6	V
V <sub>OL</sub>	LOW Output Voltage	$V_{IN} = 0V$ , $R_L = 100\Omega$	0.9	1.05		V
I <sub>OFF</sub>	Power Off Output Current	V <sub>CC</sub> = 0V, V <sub>OUT</sub> = 0V or 3.6V	-20		20	μА
Ios	Short Circuit Output Current	V <sub>OUT</sub> = 0V, Driver Enabled		-3	-6	mA
		V <sub>OD</sub> = 0V, Driver Enabled		-3.5	-6	IIIA
V <sub>IH</sub>	Input HIGH Voltage		2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage		GND		0.8	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or V <sub>CC</sub>	-20		20	μΑ
l <sub>OZ</sub>	Disabled Output Leakage Current	V <sub>OUT</sub> = 0V or 3.6V	-20		20	μА
I <sub>I(OFF)</sub>	Power-Off Input Current	V <sub>CC</sub> = 0V, V <sub>IN</sub> = 0V or 3.6V	-20		20	μΑ
V <sub>IK</sub>	Input Clamp Voltage	I <sub>IK</sub> = -18 mA	-1.5	-0.8		V
I <sub>CC</sub>	Power Supply Current	No Load, V <sub>IN</sub> = 0V or V <sub>CC</sub> , Driver Enabled		5	8	
		$R_L = 100 \Omega$ , Driver Disabled		1.7	4	mA
		$R_L$ = 100 $\Omega,V_{IN}$ = 0V or $V_{CC},DriverEnabled$		9	16	

Note 2: All typical values are at  $T_A = 25$ °C and with  $V_{CC} = 3.3V$ .

#### **AC Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t <sub>PLHD</sub>	Differential Propagation Delay		0.6	1.1	1.7	ns
	LOW-to-HIGH					
t <sub>PHLD</sub>	Differential Propagation Delay		0.6	1.2	1.7	ns
	HIGH-to-LOW		0.0	1.2	1.7	115
t <sub>TLHD</sub>	Differential Output Rise Time (20% to 80%)	$R_L = 100 \Omega, C_L = 10 pF,$	0.4		1.2	ns
t <sub>THLD</sub>	Differential Output Fall Time (80% to 20%)	See Figure 2 (Note 7), and Figure 3	0.4		1.2	ns
t <sub>SK(P)</sub>	Pulse Skew  t <sub>PLH</sub> - t <sub>PHL</sub>	]			0.4	ns
t <sub>SK(LH)</sub>	Channel-to-Channel Skew	]		0.05	0.3	ns
t <sub>SK(HL)</sub>	(Note 4)			0.05	0.3	115
t <sub>SK(PP)</sub>	Part-to-Part Skew (Note 5)	1			1.0	ns
f <sub>MAX</sub>	Maximum Frequency (Note 6)	$R_L = 100\Omega$ , See Figure 6 (Note 7)	200	250		MHz
t <sub>ZHD</sub>	Differential Output Enable Time from Z to HIGH			1.7	5.0	ns
t <sub>ZLD</sub>	Differential Output Enable Time from Z to LOW	$R_L = 100\Omega$ , $C_L = 10 pF$ ,		1.7	5.0	ns
t <sub>HZD</sub>	Differential Output Disable Time from HIGH to Z	See Figure 4 (Note 7), and Figure 5		2.7	5.0	ns
t <sub>LZD</sub>	Differential Output Disable Time from LOW to Z	1		2.7	5.0	ns
C <sub>IN</sub>	Input Capacitance			4.2		pF
C <sub>OUT</sub>	Output Capacitance			5.2		pF

Note 3: All typical values are at  $T_A = 25^{\circ}C$  and with  $V_{CC} = 3.3V$ .

Note 4:  $t_{SK(LH)}$ ,  $t_{SK(HL)}$  is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction

Note 5: t<sub>SK(PP)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.

 $\textbf{Note 6:} \ \textbf{f}_{MAX} \ \text{criteria: Input} \ \textbf{t}_R = \textbf{t}_F < \textbf{1ns}, \ \textbf{0V} \ \textbf{to} \ \textbf{3V}, \ \textbf{50\%} \ \textbf{Duty Cycle; Output} \ \textbf{V}_{OD} > \textbf{250} \ \textbf{mv}, \ \textbf{45\%} \ \textbf{to} \ \textbf{55\%} \ \textbf{Duty Cycle; all switching in phase channels}.$ 

Note 7: Test Circuits in Figures 2, 4, 6 are simplified representations of test fixture and DUT loading.





FIGURE 1. Differential Driver DC Test Circuit



**Note A:** All input pulses have frequency = 10 MHz,  $t_R$  or  $t_F$  = 1 ns **Note B:**  $C_L$  includes all fixture and instrumentation capacitance

FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit





FIGURE 3. AC Waveforms



 $\label{eq:Note B: All input pulses have the frequency = 10 MHz, $t_R$ or $t_F = 1$ ns}$   $\label{eq:Note A: C_L includes all fixture and instrumentation capacitance}$ 

FIGURE 4. Differential Driver Enable and Disable Test Circuit




FIGURE 5. Enable and Disable AC Waveforms






FIGURE 6. f<sub>MAX</sub> Test Circuit







Load Resistor




FIGURE 12. Offset Voltage vs. Power Supply Voltage





FIGURE 15. Differential Pulse Skew ( $t_{PLH}$  -  $t_{PHL}$ ) vs. Power Supply Voltage

FIGURE 16. Differential Pulse Skew (t<sub>PLH</sub> - t<sub>PHL</sub>) vs.
Ambient Temperature

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com





## 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com