

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor FDZ5047N

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>





## FDZ5047N

### 30V N-Channel Logic Level PowerTrench<sup>®</sup> BGA MOSFET

### **General Description**

Combining Fairchild's 30V PowerTrench process with state of the art BGA packaging, the FDZ5047N minimizes both PCB space and  $R_{DS(ON)}$ . This BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultra-low profile packaging, low gate charge, and low  $R_{DS(ON)}$ .

These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable  $R_{\text{DS}(\text{ON})}$  specifications resulting in DC/DC power supply designs with higher overall efficiency.

### Applications

- DC/DC converters
- Solenoid drive

- Features
- 22 A, 30 V.  $R_{DS(ON)} = 2.9 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$  $R_{DS(ON)} = 4.5 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$

FDZ5047N

January 2004

- Occupies only 27.5 mm<sup>2</sup> of PCB area: 1/5 of the area of a TO-220 package
- Ultra-thin package: less than 0.90 mm height when mounted to PCB
- · Outstanding thermal transfer characteristics
- Ultra-low gate charge x  $R_{DS(ON)}$  product
- $\begin{array}{c|c} \hline 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 8 & 8 & 8 & 0 \\ \hline 0 & 8 & 8 & 8 & 0 \\ \hline 0 & 8 & 8 & 8 & 0 \\ \hline 0 & 8 & 8 & 8 & 0 \\ \hline D & 8 & 8 & 8 & 0 \\ \hline D & 6 & 8 & 8 & 0 \\ \hline Bottom & Top \end{array}$

Symbol	Parameter			Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage			30	V
V <sub>GSS</sub>	Gate-Source Voltage			±20	
I <sub>D</sub>	Drain Curre	nt – Continuous	(Note 1a)	22	A
		<ul> <li>Pulsed</li> </ul>		75	
PD	Total Power Dissipation $@$ T <sub>A</sub> = 25°C			2.8	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-50 to +150	°C
0, 010	- p - i - i - i - j - i	na eterage eanetter remp	for a tailing o		0
Therma	l Charac	teristics			
Therma	l Charac	i		44	°C/W
Therma R <sub>0JA</sub>	I Charac	teristics		44 2.7	
	I Charac Thermal Re Thermal Re	teristics sistance, Junction-to-Amb	ient (Note 1a) (Note 1)		
<b>Therma</b> R <sub>0JA</sub> R <sub>0JB</sub> R <sub>0JC</sub>	I Charac Thermal Re Thermal Re Thermal Re	teristics sistance, Junction-to-Amb sistance, Junction-to-Ball	ient (Note 1a) (Note 1) e (Note 1)	2.7	
Therma R <sub>0JA</sub> R <sub>0JB</sub> R <sub>0JC</sub> Packag	I Charac Thermal Re Thermal Re Thermal Re	teristics sistance, Junction-to-Amb sistance, Junction-to-Ball sistance, Junction-to-Case	ient (Note 1a) (Note 1) e (Note 1)	2.7	


©2004 Fairchild Semiconductor Corporation.

FDZ5047N Rev D4 (W)



Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics			1		
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = 250 \mu A$	30	1		V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to 25°C		24		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 V$ , $V_{GS} = 0 V$			1	μA
I <sub>GSSF</sub>	Gate–Body Forward Leakage	$V_{GS} = 20 V$ , $V_{DS} = 0 V$			100	nA
I <sub>GSSR</sub>	Gate–Body Reverse Leakage	$V_{GS} = -20 V$ , $V_{DS} = 0 V$			-100	nA
On Char	acteristics (Note 2)	•				
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	1	1.3	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C		-5		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance			2.3 3.2 3.4	2.9 4.5 5.0	mΩ
<b>g</b> fs	Forward Transconductance	$V_{DS} = 10 \text{ V}, \qquad I_D = 22 \text{ A}$		100		S
Dvnamic	Characteristics	·		•		
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 V$ , $V_{GS} = 0 V$ ,		4993		pF
Coss	Output Capacitance	f = 1.0 MHz		1144		pF
Crss	Reverse Transfer Capacitance		-	498		pF
Switchin	g Characteristics (Note 2)	•	•			
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = 15 V$ , $I_{D} = 1 A$ ,		11	20	ns
tr	Turn–On Rise Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$		12	22	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			119	190	ns
t <sub>f</sub>	Turn–Off Fall Time			55	88	ns
Qg	Total Gate Charge	$V_{DS} = 15 V$ , $I_D = 22 A$ ,		52	73	nC
Q <sub>gs</sub>	Gate–Source Charge	$V_{GS} = 5 V$		11		nC
Q <sub>gd</sub>	Gate–Drain Charge	1		17		nC
Drain-Se	ource Diode Characteristics	and Maximum Ratings				
l <sub>s</sub>	Maximum Continuous Drain–Source				2.3	А
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_S = 2.3 A$ (Note 2)		0.7	1.2	V
trr	Diode Reverse Recovery Time	I <sub>F</sub> = 22A,		42		nS
Q <sub>rr</sub>	Diode Reverse Recovery Charge	d <sub>iF</sub> /d <sub>t</sub> = 100 A/μs		59		nC

1.  $R_{a,JA}$  is determined with the device mounted on a 1 in<sup>2</sup> 2 oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball,  $R_{a,JB}$  is defined for reference. For  $R_{a,JC}$ , the thermal reference point for the case is defined as the top surface of the copper chip carrier.  $R_{a,JC}$  and  $R_{a,JB}$  are guaranteed by design while  $R_{a,JA}$  is determined by the user's board design.



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%

a) 44°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper




b) 95°C/W when mounted on a minimum pad of 2 oz copper

FDZ5047N Rev D4 (W)


FDZ5047N





FDZ5047N Rev D4 (W)






FDZ5047N Rev D4 (W)

FDZ5047N





FDZ5047N Rev D4 (W)

FDZ5047N



TRADEMARKS								
The following are reg not intended to be ar	pistered and unregistered n exhaustive list of all suc	trademarks F trademarks	Fairchild Semi	conductor owns or is author	rized to use and is			
ACEx <sup>™</sup> FACT Quiet Series <sup>™</sup> ActiveArray <sup>™</sup> FAST®         Bottomless <sup>™</sup> FASTr <sup>™</sup> CoolFET <sup>™</sup> FPS <sup>™</sup> CROSSVOL7 <sup>™</sup> FRFET <sup>™</sup> DOME <sup>™</sup> GlobalOptoisolator <sup>™</sup> EcoSPARK <sup>™</sup> GTO <sup>™</sup> E <sup>2</sup> CMOS <sup>™</sup> HiSeC <sup>™</sup> FACT <sup>™</sup> ImpliedDisconnect <sup>™</sup> FACT <sup>™</sup> ImpliedDisconnect <sup>™</sup> Across the board. Around the world. <sup>™</sup> The Power Franchise <sup>™</sup> Programmable Active Droop <sup>™</sup>		ISOPLANAR <sup>™</sup> LittleFET <sup>™</sup> MICROCOUPLER <sup>™</sup> MicroFET <sup>™</sup> MicroPak <sup>™</sup> MICROWIRE <sup>™</sup> MSX <sup>™</sup> MSXPro <sup>™</sup> OCX <sup>™</sup> OCX <sup>™</sup>		POP <sup>TM</sup> Power247 <sup>TM</sup> PowerTrench <sup>®</sup> QFET <sup>®</sup> QS <sup>TM</sup> QT Optoelectronics <sup>TM</sup> Quiet Series <sup>TM</sup> RapidConfigure <sup>TM</sup> RapidConnect <sup>TM</sup> SILENT SWITCHER <sup>®</sup> SMART START <sup>TM</sup> SPM <sup>TM</sup> Stealth <sup>TM</sup>	SuperFET <sup>TM</sup> SuperSOT <sup>TM</sup> -3 SuperSOT <sup>TM</sup> -6 SuperSOT <sup>TM</sup> -8 SyncFET <sup>TM</sup> TinyLogic <sup>®</sup> TINYOPTO <sup>TM</sup> TruTranslation <sup>TM</sup> UHC <sup>TM</sup> UltraFET <sup>®</sup> VCX <sup>TM</sup>			
DISCLAIMER								
PRODUCTS HEREIN ARISING OUT OF THE	TO IMPROVE RELIABILIT	Y, FUNCTION F ANY PRODL	OR DESIGN. F JCT OR CIRCL	ES WITHOUT FURTHER NOT AIRCHILD DOES NOT ASSU JIT DESCRIBED HEREIN; NEI F OTHERS.	ME ANY LIABILITY			
DEVICES OR SYSTEM As used herein: 1. Life support devic systems which, (a) at the body, or (b) supp failure to perform wh with instructions for the	AS WITHOUT THE EXPRE es or systems are device re intended for surgical in port or sustain life, or (c) ten properly used in accu use provided in the labeli to result in significant inj	SSWRITTEN es or nplant into whose ordance ng, can be	APPROVALOF 2. A critica support de be reasona	ICAL COMPONENTS IN LIF FAIRCHILD SEMICONDUCT I component is any compon vice or system whose failure ably expected to cause the svice or system, or to affect ess.	TOR CORPORATION. ent of a life e to perform can failure of the life			
Definition of Term								
Datasheet Identi	fication Produc	t Status		Definition				
Advance Informatic	on Formati In Desiç		product d	sheet contains the design s evelopment. Specifications her without notice.	·			
Preliminary	First Pro	oduction	suppleme Fairchild	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make shanges at any time without notice in order to improve lesign.				
No Identification Ne	eeded Full Pro	duction	Semicono	tasheet contains final specifications. Fairchild nductor reserves the right to make changes at a without notice in order to improve design.				
Obsolete	Not In F	Production	that has b	sheet contains specification been discontinued by Fairch sheet is printed for reference	ild semiconductor.			
			1		Rev. I7			