Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
UC1846MDWREP

For any questions, you can email us directly:
sales@integrated-circuit.com

UC1846-EP
CURRENT-MODE PWM CONTROLLER

SGLS329 – MAY 2006

FEATURES

- **Controlled Baseline**
  - **One Assembly/Test Site, One Fabrication Site**
- **Extended Temperature Performance of –55°C to 125°C**
- **Enhanced Diminishing Manufacturing Sources (DMS) Support**
- **Enhanced Product-Change Notification**
- **Qualification Pedigree** (1)
- **Automatic Feed-Forward Compensation**
- **Programmable Pulse-by-Pulse Current Limiting**
- **Automatic Symmetry Correction in Push-Pull Configuration**
- **Enhanced Load-Response Characteristics**
- **Parallel Operation Capability for Modular Power Systems**
- **Differential Current-Sense Amplifier With Wide Common-Mode Range**
- **Double Pulse Suppression**
- **500-mA (Peak) Totem-Pole Outputs**
- **±1% Bandgap Reference**
- **Undervoltage Lockout**
- **Soft-Start Capability**
- **Shutdown Terminal**
- **500-kHz Operation**

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DW PACKAGE
(TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The UC1846-EP control IC provides all of the necessary features to implement fixed-frequency, current-mode control schemes, while maintaining a minimum external parts count. The superior performance of this technique can be measured in improved line regulation, enhanced load-response characteristics, and a simpler, easier-to-design control loop. Topological advantages include inherent pulse-by-pulse current-limiting capability, automatic symmetry correction for push-pull converters, and the ability to parallel power modules, while maintaining equal current sharing.

Protection circuitry includes built-in undervoltage lockout and programmable current limit, in addition to soft-start capability. A shutdown function is also available, which can initiate either a complete shutdown with automatic restart or latch the supply off.

Other features include fully latched operation, double pulse suppression, deadline adjust capability, and a ±1% trimmed bandgap reference.

The UC1846-EP features low outputs in the OFF state.

ORDERING INFORMATION

T_A	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SOIC – DW	UC1846MDWREP	UC1846MEP

BLOCK DIAGRAM



Absolute Maximum Ratings(1)(2)

		MIN	MAX	UNIT
Supply voltage (pin 15)			40	V
Collector supply voltage (pin 13)			40	V
Output current, source or sink (pins 11, 14)			500	mA
Analog inputs (pins 3, 4, 5, 6, 16)		–0.3	V_{IN}	V
Reference output current (pin 2)			–30	mA
Sync output current (pin 10)			–5	mA
Error amplifier output current (pin 7)			–5	mA
Soft-start sink current (pin 1)			50	mA
Oscillator charging current (pin 9)			5	mA
Power dissipation	T_A = 25°C		1000	mW
	T_C = 25°C		2000	
Storage temperature range		–65	150	°C
Lead temperature (soldering, 10 s)			300	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to ground, pin 13. Currents are positive into, negative out of the specified terminal.

Electrical Characteristics

T_A = –55°C to 125°C, V_{IN} = 15 V, R_T = 10 k, C_T = 4.7 nF, T_A = T_J (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference					
Output voltage	T_J = 25°C, I_O = 1 mA	5.05	5.1	5.15	V
Line regulation	V_{IN} = 8 V to 40 V		5	20	mV
Load regulation	I_L = 1 mA to 10 mA		3	15	mV
Temperature stability	Over operating range(1)		0.4		mV/°C
Total output variation	Line, load, and temperature(1)	5		5.2	V
Output noise voltage	10 Hz ≤ f ≤ 10 kHz, T_J = 25°C(1)		100		µV
Long-term stability	T_J = 125°C, 1000 h		5		mV
Short-circuit output current	V_{REF} = 0 V	–10	–45		mA
Oscillator					
Initial accuracy	T_J = 25°C	39	43	47	kHz
Voltage stability	V_{IN} = 8 V to 40 V		–1	2	%
Temperature stability	Over operating range(1)		–1		%
Sync output high level		3.9	4.35		V
Sync output low level			2.3	2.5	V
Sync input high level	Pin 8 = 0 V	3.9			V
Sync input low level	Pin 8 = 0 V			2.5	V
Sync input current	Sync voltage = 3.9 V, Pin 8 = 0 V		1.3	1.5	mA
Error Amplifier					
Input offset voltage			0.5	5	mV
Input bias current			–0.6	–1	µA
Input offset current			40	250	nA
Common-mode range	V_{IN} = 8 V to 40 V	0		V_{IN} – 2	V
Open-loop voltage gain	ΔV_O = 1.2 V to 3 V, V_{CM} = 2 V	80	105		dB
Unity gain bandwidth	T_J = 25°C(1)	0.7	1		MHz
CMRR	V_{CM} = 0 V to 38 V, V_{IN} = 40 V	75	100		dB
PSRR	V_{IN} = 8 V to 40 V	80	105		dB
Output sink current	V_{ID} = –15 mV to –5 V, V_{PIN7} = 1.2 V	2	6		mA
Output source current	V_{ID} = 15 mV to 5 V, V_{PIN7} = 2.5 V	–0.4	–0.5		mA
High-level output voltage	R_L = 15 kΩ (pin 7)	4.3	4.6		V
Low-level output voltage	R_L = 15 kΩ (pin 7)		0.7	1	V

(1) These parameters, although specified over the recommended operating conditions, are not 100% tested in production.

Electrical Characteristics (continued)

T_A = –55°C to 125°C, V_{IN} = 15 V, R_T = 10 k, C_T = 4.7 nF, T_A = T_J (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current-Sense Amplifier					
Amplifier gain	V_{PIN3} = 0 V, Pin 1 open(2)(3)	2.5	2.75	3	V
Maximum differential input signal (V_{PIN4} – V_{PIN3})	Pin 1 open,(2) R_L (pin 7) = 15 kW	1.1	1.2		V
Input offset voltage	V_{PIN1} = 0.5 V, Pin 7 open(2)		5	25	mV
CMRR	V_{CM} = 1 V to 12 V	60	83		dB
PSRR	V_{IN} = 8 V to 40 V	60	84		dB
Input bias current	V_{PIN1} = 0.5 V, Pin 7 open(2)		–2.5	–10	µA
Input offset current	V_{PIN1} = 0.5 V, Pin 7 open(2)		0.08	1	µA
Input common-mode range		0		V_{IN} – 3	V
Delay to outputs	T_J = 25°C(4)		200	500	ns
Current-Limit Adjust					
Current-limit offset	V_{PIN3} = 0 V, V_{PIN4} = 0 V, Pin 7 open(2)	0.45	0.5	0.55	V
Input bias current	V_{PIN5} = V_{REF}, V_{PIN6} = 0 V		–10	–30	µA
Shutdown Terminal					
Threshold voltage		250	350	400	mV
Input voltage range		0		V_{IN}	V
Minimum latching current (I_{PIN1})(5)		3	1.5		mA
Maximum nonlatching current (I_{PIN1})(6)			1.5	0.8	mA
Delay to outputs	T_J = 25°C(4)		300	600	ns
Output					
Collector-emitter voltage		40			V
Collector leakage current	V_C = 40 V			200	µA
Output low level	I_{SINK} = 20 mA		0.1	0.4	V
	I_{SINK} = 100 mA		0.4	2.1	
Output high level	I_{SOURCE} = 20 mA	13	13.5		V
	I_{SOURCE} = 100 mA	12	13.5		
Rise time	C_L = 1 nF, T_J = 25°C(4)		50	300	ns
Fall time	C_L = 1 nF, T_J = 25°C(4)		50	300	ns
Undervoltage Lockout					
Start-up threshold			7.7	8	V
Threshold hysteresis			0.75		V
Total Standby Current					
Supply current			17	21	mA

(2) Parameter measured at trip point of latch with V_{PIN5} = V_{REF}, V_{PIN6} = 0 V.
(3) Amplifier gain defined as:

$$G = \frac{(\Delta V_{PIN7})}{(\Delta V_{PIN4})}$$

where V_{PIN4} = 0 to 1 V
(4) These parameters, although specified over the recommended operating conditions, are not 100% tested in production.
(5) Current into pin 1 is ensured to latch circuit in shutdown state.
(6) Current into pin 1 is ensured not to latch circuit in shutdown state.



Figure 1. UC1846MDWREP Estimated Device Life at Elevated Temperatures Wirebond Voiding Fail Modes

APPLICATION INFORMATION



Output deadtime is determined by the external capacitor, C_T, according to the formula:

$$\tau d\ (\mu s) = 145 C_T\ (\mu f) \frac{ID}{ID - \frac{3.6}{R_T\ (k\Omega)}}$$

I_D = Oscillator discharge current at 25°C is typically 7.5 mA.
For large values of R_T: $\tau d\ (\mu s) \approx 145 C_T\ (\mu f)$

Oscillator frequency is approximated by the formula: $f_T\ (kHz) \approx \frac{2.2}{R_T\ (k\Omega) \times C_T\ (\mu f)}$

Figure 2. Oscillator Circuit



Error amplifier can source up to 0.5 mA.

Figure 3. Error-Amplifier Output Configuration



Figure 4. Error-Amplifier Gain and Phase vs Frequency

APPLICATION INFORMATION (continued)



Figure 5. Error-Amplifier Open-Logic DC Gain vs Load Resistance



Slaving allows parallel operation of two or more units with equal current sharing.

Figure 6. Parallel Operation

APPLICATION INFORMATION (continued)



Peak current (IS) is determined by the formula: $I_S = \dfrac{\dfrac{R2\ V_{REF}}{R1 + R2} - 0.5}{3RS}$

Figure 7. Pulse-by-Pulse Current Limiting

APPLICATION INFORMATION (continued)



Figure 8. Soft-Start and Shutdown/Restart Functions



A small RC filter may be required in some applications to reduce switch transients. Differential input allows remote noise-free sensing.

Figure 9. Current-Sense Amplifier Connection

APPLICATION INFORMATION (continued)



–Bypass capacitance should be low ESR and ESL type.
–Short pins 6 and 7 for unity gain testing.

Figure 10. Open-Loop Test Circuit

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
UC1846MDWREP	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	UC1846MEP	Samples
V62/06606-01XE	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	UC1846MEP	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

OTHER QUALIFIED VERSIONS OF UC1846-EP :

- Catalog: UC1846
- Space: UC1846-SP

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC1846MDWREP	SOIC	DW	16	2000	330.0	16.4	10.85	10.8	2.7	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC1846MDWREP	SOIC	DW	16	2000	346.0	346.0	33.0

MECHANICAL DATA

DW (R–PDSO–G16) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
D. Falls within JEDEC MS–013 variation AA.

LAND PATTERN DATA

DW (R-PDSO-G16) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Refer to IPC7351 for alternate board design.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have ***not*** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265