

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor CY62168DV30LL-55BVXI

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>



CY62168DV30 MoBL®

# 16-Mbit (2M x 8) MoBL® Static RAM

#### **Features**

- · Very high speed
  - 55 ns
- · Wide voltage range
  - 2.2V 3.6V
- · Ultra-low active power
  - Typical active current: 2 mA @ f = 1 MHz
  - Typical active current: 15 mA @ f = f<sub>Max</sub> (55 ns Speed)
- · Ultra-low standby power
- Easy memory expansion with  $\overline{CE}_1$ ,  $\overline{CE}_2$  and  $\overline{OE}$  features
- · Automatic power-down when deselected
- · CMOS for optimum speed/power
- Available in Pb-free and non Pb-free 48-ball VFBGA package

### Functional Description[1]


The CY62168DV30 is a high-performance CMOS static RAMs organized as 2048Kbit words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly

reduces power consumption. The device can be put into standby mode reducing power consumption by 90% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected Chip Enable 1 ( $\overline{\text{CE}}_1$ ) HIGH or Chip Enable 2 ( $\overline{\text{CE}}_2$ ) LOW. The input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when: deselected Chip Enable 1 ( $\overline{\text{CE}}_1$ ) HIGH or Chip Enable 2 ( $\overline{\text{CE}}_2$ ) LOW, outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{Chip}}$  Enable 1 ( $\overline{\text{CE}}_1$ ) LOW and Chip Enable 2 ( $\overline{\text{CE}}_2$ ) HIGH and WE LOW).

<u>Writing</u> to the device is accomplished by taking Chip Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 ( $\overline{CE}_2$ ) HIGH and Write Enable (WE) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins(A<sub>0</sub> through A<sub>20</sub>).

Reading from the device is accomplished by taking Chip Enable 1 ( $\overline{\text{CE}}_1$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW and Chip Enable 2 ( $\overline{\text{CE}}_2$ ) HIGH while forcing Write Enable ( $\overline{\text{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}_1$  LOW and  $\overline{\text{CE}}_2$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}_1$  LOW and  $\overline{\text{CE}}_2$  HIGH and WE LOW). See the truth table for a complete description of read and write modes.



Note:

Cypress Semiconductor Corporation Document #: 38-05329 Rev. \*F

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised July 27, 2006

<sup>1.</sup> For best-practice recommendations, please refer to the Cypress application note entitled System Design Guidelines, available at http://www.cypress.com.




Datasheet of CY62168DV30LL-55BVXI - IC SRAM 16MBIT 55NS 48VFBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



CY62168DV30 MoBL®

## Pin Configuration<sup>[2]</sup>



#### **Product Portfolio**

							Power	Dissipatio	n	
						Operating	J I <sub>CC</sub> (mA)			
	V <sub>CC</sub> Range (V)		Chand	f = 1 MHz		f = f <sub>Max</sub>		Standby I <sub>SB2</sub> (μA)		
Product	Min.	<b>Typ.</b> <sup>[3]</sup>	Max.	Speed (ns)	<b>Typ.</b> <sup>[3]</sup>	Max.	<b>Typ.</b> <sup>[3]</sup>	Max.	<b>Typ</b> . <sup>[3]</sup>	Max.
CY62168DV30LL	2.2	3.0	3.6	55	2	4	15	30	2.5	22

DNU pins have to be left floating or tied to V<sub>SS</sub> to ensure proper operation.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.

Document #: 38-05329 Rev. \*F Page 2 of 9



Datasheet of CY62168DV30LL-55BVXI - IC SRAM 16MBIT 55NS 48VFBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



## CY62168DV30 MoBL®

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied.....-55°C to +125°C Supply Voltage to Ground Potential ...... -0.3V to V<sub>CC(max)</sub> + 0.3V DC Voltage Applied to Outputs in High-Z State  $^{[4,\ 5]}$  ......–0.3V to V  $_{\rm CC(max)}$  + 0.3V

DC Input Voltage <sup>[4, 5]</sup> 0.3V to V <sub>CC(max)</sub>	+ 0.3V
Output Current into Outputs (LOW)	. 20 mA
Static Discharge Voltage> (per MIL-STD-883, Method 3015)	2001V
Latch-up Current>	200 mA

#### **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> ) <sup>[6]</sup>	<b>V</b> cc <sup>[7]</sup>	
Industrial	–40°C to +85°C	2.2V - 3.6V	

## DC Electrical Characteristics (Over the Operating Range)

					CY62168DV30-55			
Parameter	Description	Test Conditions		Min.	<b>Typ.</b> <sup>[3]</sup>	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$2.2V \le V_{CC} \le 2.7V$	$I_{OH} = -0.1 \text{ mA}$	2.0			V	
		2.7V ≤ V <sub>CC</sub> ≤ 3.6V	$I_{OH} = -1.0 \text{ mA}$	2.4				
V <sub>OL</sub>	Output LOW Voltage	2.2V ≤ V <sub>CC</sub> ≤ 2.7V	I <sub>OL</sub> = 0.1 mA			0.4	V	
		2.7V ≤ V <sub>CC</sub> ≤ 3.6V	I <sub>OL</sub> = 2.1 mA			0.4		
V <sub>IH</sub>	Input HIGH Voltage	2.2V ≤ V <sub>CC</sub> ≤ 2.7V		1.8		V <sub>CC</sub> + 0.3	V	
		2.7V ≤ V <sub>CC</sub> ≤ 3.6V				V <sub>CC</sub> + 0.3		
V <sub>IL</sub>	Input LOW Voltage	2.2V ≤ V <sub>CC</sub> ≤ 2.7V				0.6	V	
		2.7V ≤ V <sub>CC</sub> ≤ 3.6V				0.8		
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$				+1	μΑ	
l <sub>oz</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Outpo	ut disabled	-1		+1	μΑ	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$f = f_{Max} = 1/t_{RC}$	V <sub>CC</sub> = 3.6V,		15	30	mA	
		f = 1 MHz I <sub>OUT</sub> = 0 mA, CMOS level			2	4		
I <sub>SB1</sub>	Automatic CE Power-down Current — CMOS Inputs	$\label{eq:center_constraints} \begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2V,  CE_2 \leq 0.2V, \\ V_{IN} &\geq V_{CC} - 0.2V,  V_{IN} \leq 0.2V, \\ f &= f_{Max}  (\text{Address and Data Only}), \\ f &= 0   (\overline{OE},  \overline{WE}) \end{split}$			2.5	22	μА	
I <sub>SB2</sub>	Automatic CE Power-down Current— CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{CE}_2$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V} \text{ or } \text{V}_{\text{II}}$ $\text{f} = 0, \text{V}_{\text{CC}} = 3.6\text{V}$			2.5	22	μА	

## Capacitance<sup>[8]</sup>

Parameter	Description	ption Test Conditions		Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, f = 1 MHz, $V_{CC} = V_{CC(typ.)}$	8	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

#### Notes:

- 4.  $V_{IL(min)} = -2.0V$  for pulse durations less than 20 ns.

- 5. V<sub>IH</sub>(max) = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
   6. T<sub>A</sub> is the "Instant-On" case temperature.
   7. Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 100 μs wait time after V<sub>CC</sub> stabilization.
- 8. Tested initially and after any design or process changes that may affect these parameters.

Document #: 38-05329 Rev. \*F

Datasheet of CY62168DV30LL-55BVXI - IC SRAM 16MBIT 55NS 48VFBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




## CY62168DV30 MoBL®

## Thermal Resistance<sup>[8]</sup>

Parameter	Description	Test Conditions	VFBGA	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 x 4.5 inch, 2-layer printed circuit board	55	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		16	°C/W

#### **AC Test Loads and Waveforms**




Parameters	2.5V	3.0V	Unit
R1	16600	1103	Ω
R2	15400	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.2	1.75	V

#### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. <sup>[3]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.5		3.6	V
ICCDR	Data Retention Current	$\begin{aligned} & \frac{V_{CC} = 1.5V}{CE_1 \ge V_{CC} - 0.2V \text{ or } CE_2 \le 0.2V} \\ & V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V \end{aligned}$			10	μА
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

#### **Data Retention Waveform**



#### Note

Document #: 38-05329 Rev. \*F Page 4 of 9

<sup>9.</sup> Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 100 \,\mu s$  or stable at  $V_{CC(min.)} \ge 100 \,\mu s$ .



Datasheet of CY62168DV30LL-55BVXI - IC SRAM 16MBIT 55NS 48VFBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



## CY62168DV30 MoBL®

## Switching Characteristics Over the Operating Range [10]

		55	ns	
Parameter	Description	Min.	Max.	Unit
Read Cycle		1	ı	
t <sub>RC</sub>	Read Cycle Time	55		ns
t <sub>AA</sub>	Address to Data Valid		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE₁ LOW and CE₂ HIGH to Data Valid		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[11]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[11, 12]</sup>		20	ns
t <sub>LZCE</sub>	CE₁ LOW and CE₂ HIGH to Low Z <sup>[11]</sup>	10		ns
t <sub>HZCE</sub>	$\overline{\text{CE}}_1$ HIGH or CE₂ LOW to High Z <sup>[11, 12]</sup>	20		
t <sub>PU</sub>	CE₁ LOW and CE₂ HIGH to Power-Up 0			
t <sub>PD</sub>	CE₁ HIGH or CE₂ LOW to Power-Down		55	ns
Write Cycle <sup>[13]</sup>				•
t <sub>WC</sub>	Write Cycle Time	55		ns
t <sub>SCE</sub>	CE₁ LOW and CE₂ HIGH to Write End	40		ns
t <sub>AW</sub>	Address Set-Up to Write End	40		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	40		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		ns
t <sub>HD</sub>	Data Hold from Write End	0	ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[11, 12]</sup>		ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[11]</sup>	10	ns	

Document #: 38-05329 Rev. \*F Page 5 of 9

<sup>10.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3ns or less (1V/ns), timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section.
11. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
12. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
13. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.


Datasheet of CY62168DV30LL-55BVXI - IC SRAM 16MBIT 55NS 48VFBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




## CY62168DV30 MoBL®

## **Switching Waveforms**


Read Cycle No. 1 (Address Transition Controlled)<sup>[14, 15]</sup>



## Read Cycle No. 2 (OE Controlled)[15, 16]



## Write Cycle No. 1 (WE Controlled)[13, 17, 18]



#### Notes:

- 14. <u>Device</u> is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .
- 15. WE is HIGH for read cycle.

- 15. We is FIGH for read cycle.
  16. Address valid prior to or coincident with CE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.
  17. Data I/O is high impedance if OE = V<sub>IH</sub>.
  18. If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in high-impedance state.
  19. During this period, the I/Os are in output state and input signals should not be applied.

Document #: 38-05329 Rev. \*F


Datasheet of CY62168DV30LL-55BVXI - IC SRAM 16MBIT 55NS 48VFBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




## CY62168DV30 MoBL®

#### Switching Waveforms (continued)

Write Cycle No. 2 (CE<sub>1</sub> or CE<sub>2</sub> Controlled)<sup>[13, 17, 18]</sup>



## Write Cycle No. 3 (WE Controlled, OE LOW)[19]



#### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Х	L	X	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	Data in (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )

Document #: 38-05329 Rev. \*F

Datasheet of CY62168DV30LL-55BVXI - IC SRAM 16MBIT 55NS 48VFBGA








#### **Ordering Information**


Speed (ns)	Ordering Code Package Diagram		Package Type	Operating Range
55	CY62168DV30LL-55BVI 51-8517		48-ball Fine Pitch BGA (8 x 9.5 x 1 mm)	Industrial
	CY62168DV30LL-55BVXI		48-ball Fine Pitch BGA (8 x 9.5 x 1 mm) (Pb-free)	

Please contact your local Cypress sales representative for availability of these parts

#### **Package Diagram**

#### 48-ball VFBGA (8 x 9.5 x 1 mm) (51-85178)





51-85178-\*\*

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are trademarks of their respective holders.

Document #: 38-05329 Rev. \*F

Page 8 of 9



Datasheet of CY62168DV30LL-55BVXI - IC SRAM 16MBIT 55NS 48VFBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# CY62168DV30 MoBL®

#### **Document History Page**

Document Title: CY62168DV30 MoBL <sup>®</sup> , 16-Mbit (2M x 8) MoBL <sup>®</sup> Static RAM Document Number: 38-05329							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	118409	09/30/02	GUG	New Data Sheet			
*A	123693	02/05/03	DPM	Changed Advance Information to Preliminary Added package diagram			
*B	126556	04/24/03	DPM	Minor change: Change sunset owner from DPM to HRT			
*C	132869	01/15/04	XRJ	Changed Preliminary to Final			
*D	272589	See ECN	PCI	Updated Final data sheet and added Pb-free package.			
*E	335864	See ECN	PCI	Removed redundant packages from Ordering Information Table Added Address A <sub>20</sub> to ball G2 in the Pin Configuration			
*F	492895	See ECN	VKN	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed 70 ns speed bin Removed L power bin from product offering Updated Ordering Information Table			

Document #: 38-05329 Rev. \*F Page 9 of 9