

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74LV11ATPWRQ1</u>

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of SN74LV11ATPWRQ1 - IC GATE AND 3CH 3-INP 14-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74LV11A-Q1 TRIPLE 3-INPUT POSITIVE-AND GATE

SCES468D - JULY 2003 - REVISED JANUARY 2008

Qualified for Automotive Applications

- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- 2-V to 5.5-V V_{CC} Operation
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC}= 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation

-		PACK P VI			
1A [1B [2A [2B [2C [2Y [GND]	1 2 3 4 5 6 7	V	14 13 12 11 10 9	[V _{CC} 1C 1Y 3C 3B 3A 3Y

description/ordering information

This triple 3-input positive-AND gate is designed for 2-V to 5.5-V V_{CC} operation.

The SN74LV11A performs the Boolean function $Y = A \bullet B \bullet C$ or $Y = \overline{A + B + C}$ in positive logic.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION[†]


T _A	PACK	AGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 105°C	TSSOP – PW	Tape and reel	SN74LV11ATPWRQ1	LV11AT

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

FUNCTION TABLE (each gate)

	INPUTS		OUTPUT
Α	В	С	Υ
Н	Н	Н	Н
L	Χ	Χ	L
Χ	L	Χ	L
Х	Χ	L	L

logic diagram, each gate (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡] Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Datasheet of SN74LV11ATPWRQ1 - IC GATE AND 3CH 3-INP 14-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74LV11A-Q1 TRIPLE 3-INPUT POSITIVE-AND GATE

SCES468D - JULY 2003 - REVISED JANUARY 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Output voltage range applied in high or low state, VO (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Voltage range applied to any output in the power-off state, V _O (see Note 1) .	–0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 3)	113°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 5.5 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$] ,
V_{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	$V_{CC} \times 0.7$		V
		V _{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5	
		V _{CC} = 2.3 V to 2.7 V	\	/ _{CC} ×0.3	
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V	\	/ _{CC} ×0.3	V
		V _{CC} = 4.5 V to 5.5 V	\	/ _{CC} ×0.3	
VI	Input voltage	•	0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 2 V		-50	μΑ
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2	
I _{OH}	High-level output current	V _{CC} = 3 V to 3.6 V		-6	mA
		V _{CC} = 4.5 V to 5.5 V		-12	
		V _{CC} = 2 V		50	μΑ
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2	
l _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA
		V _{CC} = 4.5 V to 5.5 V		12	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature	•	-40	105	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.







SN74LV11A-Q1 TRIPLE 3-INPUT POSITIVE-AND GATE

SCES468D - JULY 2003 - REVISED JANUARY 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{cc}	MIN	TYP	MAX	UNIT
	$I_{OH} = -50 \mu\text{A}$	2 V to 5.5 V	V _{CC} -0.1			
.,,	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V
V _{OH}	$I_{OH} = -6 \text{ mA}$	3 V	2.48			V
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8			
	$I_{OL} = 50 \mu A$	2 V to 5.5 V			0.1	
.,,	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4	.,
V _{OL}	$I_{OL} = 6 \text{ mA}$	3 V			0.44	V
	I _{OL} = 12 mA	4.5 V			0.55	
I _I	V _I = 5.5 V or GND	0 to 5.5 V			±1	μΑ
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ
l _{off}	V_1 or $V_0 = 0$ to 5.5 V	0 V			5	μΑ
C _i	V _I = V _{CC} or GND	3.3 V		1.9		pF

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	₄ = 25°C	;	MINI	MAY	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
t _{pd}	A, B, or C	Υ	C _L = 50 pF		9.9	17.5	1	21	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	չ = 25°C	;	NAIN!	MAY	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
t _{pd}	A, B, or C	Υ	C _L = 50 pF		7.2	12.3	1	14	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER		FROM	то	LOAD	T,	գ = 25°C	;	MINI	MAY	LINUT
	PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
	t _{pd}	A, B, or C	Υ	C _L = 50 pF		5.4	7.9	1	9	ns





Datasheet of SN74LV11ATPWRQ1 - IC GATE AND 3CH 3-INP 14-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74LV11A-Q1 TRIPLE 3-INPUT POSITIVE-AND GATE

SCES468D - JULY 2003 - REVISED JANUARY 2008

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.2	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		0	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.2		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS		V _{CC}	TYP	UNIT
	Dower dissinction conseitance	C = 50 pE	f = 10 MHz	3.3 V	13.9	pF
Opd	Power dissipation capacitance	$C_L = 50 \text{ pF},$	I = IU WINZ	5 V	15.4	рг






Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74LV11A-Q1 TRIPLE 3-INPUT POSITIVE-AND GATE

SCES468D - JULY 2003 - REVISED JANUARY 2008

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms





Datasheet of SN74LV11ATPWRQ1 - IC GATE AND 3CH 3-INP 14-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

9-Aug-2013

PACKAGING INFORMATION

MSL Peak Temp Device Marking Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish Op Temp (°C) Samples Qty Drawing (1) (2) (3) (4/5)SN74LV11ATPWRG4Q1 TSSOF CU NIPDAU Level-1-260C-UNLIM LV11AT ACTIVE PW 14 Green (RoHS -40 to 105 2000 Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

- (9) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74I V11A-Q1 ·



Datasheet of SN74LV11ATPWRQ1 - IC GATE AND 3CH 3-INP 14-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com PACKAGE OPTION ADDENDUM

9-Aug-2013

Catalog: SN74LV11A

● Enhanced Product: SN74LV11A-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- $_{\bullet}$ Enhanced Product Supports Defense, Aerospace and Medical Applications

Addendum-Page 2

Datasheet of SN74LV11ATPWRQ1 - IC GATE AND 3CH 3-INP 14-TSSOP


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




PACKAGE MATERIALS INFORMATION

www.ti.com 12-Aug-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV11ATPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Datasheet of SN74LV11ATPWRQ1 - IC GATE AND 3CH 3-INP 14-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

www.ti.com 12-Aug-2013



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV11ATPWRG4Q1	TSSOP	PW	14	2000	367.0	367.0	35.0



MECHANICAL DATA

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153






LAND PATTERN DATA

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





Distributor of Texas Instruments: Excellent Integrated System LimitedDatasheet of SN74LV11ATPWRQ1 - IC GATE AND 3CH 3-INP 14-TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial

Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Products

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated