

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor FDG8850NZ

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



## April 2007

## FDG8850NZ Dual N-Channel PowerTrench<sup>®</sup> MOSFET 30V,0.75A,0.4Ω

#### Features


**FAIRCHILD** 


- Max  $r_{DS(on)}$  = 0.4 $\Omega$  at V<sub>GS</sub> = 4.5V, I<sub>D</sub> = 0.75A
- Max r<sub>DS(on)</sub> = 0.5Ω at V<sub>GS</sub> = 2.7V, I<sub>D</sub> = 0.67A
- Very low level gate drive requirements allowing operation in 3V circuits(V<sub>GS(th)</sub> <1.5V)</p>
- Very small package outline SC70-6
- RoHS Compliant



#### **General Description**

This dual N-Channel logic level enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for bipolar digital transistors and small signal MOSFETs. Since bias resistors are not required, this dual digital FET can replace several different digital transistors, with different bias resistor values.





### MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

| Symbol                            | Parameter  |           | Ratings     | Units |
|-----------------------------------|--|-----------|-------------|-------|
| V <sub>DS</sub>                   | Drain to Source Voltage                          | 30        | V           |       |
| V <sub>GS</sub>                   | Gate to Source Voltage                           |           | ±12         | V     |
| ID                                | Drain Current -Continuous                        |           | 0.75        |       |
|                                   | -Pulsed  |           | 2.2         | — A   |
| P <sub>D</sub>                    | Power Dissipation for Single Operation           | (Note 1a) | 0.36        | w     |
|                                   |  | (Note 1b) | 0.30        | ~ ~ ~ |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction Temperature Range |           | -55 to +150 | °C    |

### **Thermal Characteristics**

| $R_{\thetaJA}$ | Thermal Resistance, Junction to Ambient Single operation | (Note 1a) | 350 | °C/W |
|----------------|--|-----------|-----|------|
| $R_{\thetaJA}$ | Thermal Resistance, Junction to Ambient Single operation | (Note 1b) | 415 | C/VV |

### Package Marking and Ordering Information


| · · · · · · · · · · · · · · · · · · · | Reel Size | Tape Width | Quantity   |
|---------------------------------------|-----------|------------|------------|
| .50 FDG8850NZ                         | 7"        | 8mm        | 3000 units |



| Symbol                           | Parameter   | Test Conditions  | Min        | Тур          | Max        | Units        |
|----------------------------------|---|--|------------|--------------|------------|--------------|
| Off Chara                        | cteristics  |  |            |              |            |              |
| BV <sub>DSS</sub>                | Drain to Source Breakdown Voltage   | I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0V   | 30         |              |            | V            |
| ∆BV <sub>DSS</sub>               | Breakdown Voltage Temperature   |  |            | 05           |            |              |
| $\Delta T_{J}$                   | Coefficient   | $I_D$ = 250µA, referenced to 25°C  |            | 25           |            | mV/°C        |
| I <sub>DSS</sub>                 | Zero Gate Voltage Drain Current   | V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V  |            |              | 1          | μA           |
| I <sub>GSS</sub>                 | Gate to Source Leakage Current  | $V_{GS}$ = ±12V, $V_{DS}$ = 0V   |            |              | ±10        | μA           |
| On Chara                         | cteristics  |  |            |              |            |              |
| V <sub>GS(th)</sub>              | Gate to Source Threshold Voltage  | $V_{GS} = V_{DS}, I_{D} = 250 \mu A$   | 0.65       | 1.0          | 1.5        | V            |
| $\Delta V_{GS(th)}$              | Gate to Source Threshold Voltage  |  |            | 2.0          |            | m)//°C       |
| $\Delta T_J$                     | Temperature Coefficient   | $I_D$ = 250µA, referenced to 25°C  |            | -3.0         |            | mV/°C        |
|                                  |   | $V_{GS} = 4.5V, I_D = 0.75A$   |            | 0.25         | 0.4        | _            |
| r <sub>DS(on)</sub>              | Static Drain to Source On Resistance  | V <sub>GS</sub> = 2.7V, I <sub>D</sub> = 0.67A<br>V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 0.75A ,T <sub>J</sub> = 125°C |            | 0.29<br>0.36 | 0.5<br>0.6 | Ω            |
| 9 <sub>FS</sub>                  | Forward Transconductance  | $V_{GS} = 4.5V, I_D = 0.75A, I_J = 125 C$<br>$V_{DS} = 5V, I_D = 0.75A$  |            | 3            | 0.0        | S            |
|                                  |   | <u> </u>   | 1          | -            |            |              |
| -                                | Characteristics   |  | -          |              |            |              |
| C <sub>iss</sub>                 | Input Capacitance   |  |            | 90           | 120        | pF           |
| C <sub>oss</sub>                 | Output Capacitance  | V <sub>DS</sub> = 10V, V <sub>GS</sub> = 0V, f= 1MHZ   |            | 20           | 30         | pF           |
| C <sub>rss</sub>                 | Reverse Transfer Capacitance  |  |            | 15           | 25         | pF           |
| Switchind                        | Characteristics (note 2)  |  |            |              |            |              |
| t <sub>d(on)</sub>               | Turn-On Delay Time  |  |            | 4            | 10         | ns           |
| - <u>a(on)</u><br>t <sub>r</sub> | Rise Time   | V <sub>DD</sub> = 5V, I <sub>D</sub> = 0.5A,   |            | 1            | 10         | ns           |
| t <sub>d(off)</sub>              | Turn-Off Delay Time   | $V_{GS} = 4.5V, R_{GEN} = 6\Omega$   |            | 9            | 18         | ns           |
| t <sub>f</sub>                   | Fall Time   |  |            | 1            | 10         | ns           |
| Q <sub>g</sub>                   | Total Gate Charge   |  |            | 1.03         | 1.44       | nC           |
| Q <sub>gs</sub>                  | Gate to Source Charge   | V <sub>GS</sub> =4.5V, V <sub>DD</sub> = 5V, I <sub>D</sub> = 0.75A  |            | 0.29         |            | nC           |
| Q <sub>gd</sub>                  | Gate to Drain "Miller" Charge   |  |            | 0.17         |            | nC           |
| Drain-Sou                        | Irce Diode Characteristics and Ma   | avimum Patings   |            |              |            |              |
|                                  | Maximum Continuous Drain-Source Diode   |  |            |              | 0.2        | •            |
| l <sub>S</sub>                   | Source to Drain Diode Forward Voltage   | $V_{GS} = 0V, I_S = 0.3A$ (Note 2)   |            | 0.76         | 0.3        | A<br>V       |
| V <sub>SD</sub><br>Notes:        | Source to Drain Diode Forward voltage   | $v_{GS} = 0v, I_S = 0.3A$ (Note 2)   |            | 0.70         | 1.2        | v            |
| 1. R <sub>0JA</sub> is the       | sum of the junction-to-case and case-to-ambient thermal rest<br>ranteed by design while $R_{0JA}$ is determined by the user's bo<br>a. $350^{\circ}$ C/W when mounted on a<br>1 in <sup>2</sup> pad of 2 oz copper. | oard design.   | en mounted | -            |            | e drain pins |
|                                  | 4)<br>  |  |            |              |            |              |
|                                  | 00000   |  |            |              |            |              |
|                                  | e 1:1 on letter size paper.   |  |            |              |            |              |
| 2. Pulse Test:                   | Pulse Width < $300\mu$ s, Duty cycle < 2.0%.  |  |            |              |            |              |
|                                  |   |  |            |              |            |              |
|                                  |   |  |            |              |            |              |


©2007 Fairchild Semiconductor Corporation FDG8850NZ Rev.B FDG8850NZ Dual N-Channel PowerTrench<sup>®</sup> MOSFET





©2007 Fairchild Semiconductor Corporation FDG8850NZ Rev.B www.fairchildsemi.com







| FAIRCHILD      |
|----------------|
|                |
| SEMICONDUCTOR® |

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ACT.®

i-Lo™ ImpliedDisconnect<sup>™</sup> IntelliMAX<sup>™</sup> **ISOPLANAR™** MICROCOUPLER™ MicroPak™ MICROWIRE™ Motion-SPM™ MSX™ MSXPro™ OCX™ OCXPro™ **OPTOLOGIC**® **OPTOPLANAR<sup>®</sup>** PACMAN<sup>™</sup> PDP-SPM™ POP™ Power220<sup>®</sup> Power247® PowerEdge™ PowerSaver™

Power-SPM™ PowerTrench® Programmable Active Droop™ QFET® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ RapidConnect™ ScalarPump™ SMART START™ SPM<sup>®</sup> STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ ТСМ™ The Power Franchise<sup>®</sup> ധ ™

TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO™ TinyPower™ TinyWire™ TruTranslation<sup>™</sup> µSerDes™ UHC® UniFET™ VCX™ Wire™

#### DISCLAIMER

DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

PRODUCT STATUS DEFINITIONS

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| Datasheet Identification                 | Product Status         | Definition   This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.   This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |  |  |
|--|------------------------|--|--|--|
| Advance Information                      | Formative or In Design |  |  |  |
| Preliminary                              | First Production       |  |  |  |
| No Identification Needed Full Production |                        | This datasheet contains final specifications. Fairchild<br>Semiconductor reserves the right to make changes at any time<br>without notice to improve design.   |  |  |
| Obsolete                                 | Not In Production      | This datasheet contains specifications on a product that has been<br>discontinued by Fairchild Semiconductor. The datasheet is printed<br>for reference information only.  |  |  |

©2007 Fairchild Semiconductor Corporation