

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74AUP2G08YFPR</u>

For any questions, you can email us directly: sales@integrated-circuit.com



SN74AUP2G08

www.ti.com

SCES681D - JANUARY 2008-REVISED OCTOBER 2010

# LOW-POWER DUAL 2-INPUT POSITIVE-AND GATE


Check for Samples: SN74AUP2G08


#### **FEATURES**

- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption (I<sub>CC</sub> = 0.9 μA Max)
- Low Dynamic-Power Consumption (C<sub>pd</sub> = 4.3 pF Typ at 3.3 V)
- Low Input Capacitance (C<sub>i</sub> = 1.5 pF Typ)
- Low Noise Overshoot and Undershoot <10% of V<sub>CC</sub>
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the Input (V<sub>hvs</sub> = 250 mV Typ at 3.3 V)

Wide Operating V<sub>CC</sub> Range of 0.8 V to 3.6 V

- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- t<sub>pd</sub> = 5.9 ns Max at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)






See mechanical drawings for dimensions.

#### **DESCRIPTION/ORDERING INFORMATION**

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire  $V_{CC}$  range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).



Switching Characteristics at 25 MHz†

3.5
3
2.5
1
0.5
0
-0.5
0
5
10
15
20
25
30
35
40
45
Time - ns

Figure 1. AUP - The Lowest-Power Family

Figure 2. Excellent Signal Integrity

† AUP1G08 data at C<sub>I</sub> = 15 pF

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN74AUP2G08



SCES681D - JANUARY 2008-REVISED OCTOBER 2010

www.ti.com

This dual 2-input positive-AND gate performs the Boolean function  $Y = A \bullet B$  or  $Y = \overline{A + B}$  in positive logic.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(3)</sup>
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YFP			HE_
–40°C to 85°C	NanoStar™ - WCSP (DSBGA) 0.23-mm Large Bump - YZP (Pb-free)	Reel of 3000	SN74AUP2G08YZPR	HE_
10 0 10 00 0	X2SON - DQE	Reel of 5000	SN74AUP2G08DQER	PR
	QFN – RSE	Reel of 5000	SN74AUP2G08RSER	PR
	VSSOP - DCU	Reel of 3000	SN74AUP2G08DCUR	H08_


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) YFP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).

  DCU: The actual top-side marking has one additional character to denote wafer fab/assembly site.

#### **FUNCTION TABLE**

INPL	JTS	OUTPUT
Α	В	Y
L	L	L
L	Н	L
Н	L	L
Н	Н	Н

#### **LOGIC DIAGRAM (POSITIVE LOGIC)**



Pin numbers shown are for DCU, YFP, and YZP packages.



Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74AUP2G08

www.ti.com

SCES681D - JANUARY 2008 - REVISED OCTOBER 2010

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
Vo	Voltage range applied to any output in the h	nigh-impedance or power-off state (2)	-0.5	4.6	V
Vo	Output voltage range in the high or low state <sup>(2)</sup>			V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current		±20	mA	
	Continuous current through V <sub>CC</sub> or GND			±50	mA
		DCU package		227	
		DQE package		261	
$\theta_{JA}$	Package thermal impedance (3)	RSE package		253	°C/W
		YFP package		98.8	
		YZP package		102	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. The package thermal impedance is calculated in accordance with JESD 51-7.



Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# SN74AUP2G08



SCES681D - JANUARY 2008 - REVISED OCTOBER 2010

www.ti.com

# RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		0.8	3.6	V
		$V_{CC} = 0.8 \text{ V}$	V <sub>CC</sub>		
V	High level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6		V
		$V_{CC}$ = 3 V to 3.6 V	2		
		V <sub>CC</sub> = 0.8 V		0	
V	Low level input valters	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		0.35 × V <sub>CC</sub>	V
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC}$ = 3 V to 3.6 V		0.9	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 0.8 V		-20	μΑ
		V <sub>CC</sub> = 1.1 V		-1.1	
	High level cutout current	V <sub>CC</sub> = 1.4 V		-1.7	
I <sub>OH</sub>	High-level output current	$V_{CC} = 1.65$		-1.9	mA
		V <sub>CC</sub> = 2.3 V	V <sub>CC</sub> = 2.3 V		
		V <sub>CC</sub> = 3 V		-4	
		V <sub>CC</sub> = 0.8 V		20	μА
		V <sub>CC</sub> = 1.1 V		1.1	
	Lave lavel autout august	V <sub>CC</sub> = 1.4 V		1.7	
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.65 V		1.9	mA
		V <sub>CC</sub> = 2.3 V	3.1		
		V <sub>CC</sub> = 3 V		4	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 3.6 V		200	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Submit Documentation Feedback

Copyright © 2008–2010, Texas Instruments Incorporated

Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74AUP2G08

www.ti.com

SCES681D - JANUARY 2008-REVISED OCTOBER 2010

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		TA	= 25°C	$T_A = -40^{\circ}C t$	o 85°C			
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP MAX	MIN	MAX	UNIT		
	I <sub>OH</sub> = -20 μA	0.8 V to 3.6 V	V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1				
	I <sub>OH</sub> = -1.1 mA	1.1 V	0.75 × V <sub>CC</sub>		0.7 × V <sub>CC</sub>				
	I <sub>OH</sub> = -1.7 mA	1.4 V	1.11		1.03				
N/	I <sub>OH</sub> = -1.9 mA	1.65 V	1.32		1.3				
V <sub>OH</sub>	I <sub>OH</sub> = -2.3 mA	2.3 V	2.05		1.97		V		
	I <sub>OH</sub> = -3.1 mA	2.3 V	1.9		1.85				
	I <sub>OH</sub> = -2.7 mA	2.1/	2.72		2.67				
	I <sub>OH</sub> = -4 mA	3 V	2.6		2.55				
	I <sub>OL</sub> = 20 μA	0.8 V to 3.6 V		0.1		0.1			
	I <sub>OL</sub> = 1.1 mA	1.1 V		0.3 × V <sub>CC</sub>	C	).3 × V <sub>CC</sub>			
	I <sub>OL</sub> = 1.7 mA	1.4 V		0.31		0.37			
V	I <sub>OL</sub> = 1.9 mA	1.65 V		0.31		0.35	V		
V <sub>OL</sub>	I <sub>OL</sub> = 2.3 mA	0.0.1/		0.31		0.33	V		
	I <sub>OL</sub> = 3.1 mA	2.3 V		0.44		0.45			
	I <sub>OL</sub> = 2.7 mA	0.1/		0.31		0.33			
	I <sub>OL</sub> = 4 mA	3 V		0.44		0.45			
I <sub>I</sub> A or B input	$V_I = GND \text{ to } 3.6 \text{ V}$	0 V to 3.6 V		0.1		0.5	μА		
I <sub>off</sub>	$V_I$ or $V_O = 0$ V to 3.6 V	0 V		0.2		0.6	μΑ		
$\Delta I_{\text{off}}$	$V_I$ or $V_O = 0$ V to 3.6 V	0 V to 0.2 V		0.2		0.9	μА		
I <sub>CC</sub>	V <sub>I</sub> = GND or I <sub>O</sub> = 0 (V <sub>CC</sub> to 3.6 V)	0.8 V to 3.6 V		0.5		0.9	μА		
ΔI <sub>CC</sub>	$V_I = V_{CC} - 0.6 V^{(1)}, I_O = 0$	3.3 V		40		50	μА		
	V – V or CND	0 V		2			nE		
Ci	$V_I = V_{CC}$ or GND	3.6 V		2			pF		
Co	V <sub>O</sub> = GND	0 V		3			pF		

<sup>(1)</sup> One input at  $V_{CC}$  – 0.6 V, other input at  $V_{CC}$  or GND



Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### SN74AUP2G08



SCES681D - JANUARY 2008 - REVISED OCTOBER 2010

www.ti.com

#### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range,  $C_L = 5$  pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	то	V <sub>cc</sub>	T,	λ = 25°C	:	$T_A = -40^{\circ}C t$	o 85°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	UNII
		0.8 V		19.8					
			1.2 V ± 0.1 V	0.5	7.8	18.8	0.5	19.8	
	A or B		1.5 V ± 0.1 V	0.5	5.4	11.8	0.5	13.9	20
t <sub>pd</sub>	AUID	AOIB	1.8 V ± 0.15 V	0.5	4.3	9	0.5	11.1	ns
			2.5 V ± 0.2 V	0.5	3	5.7	0.5	7.8	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	0.5	2.4	4.6	0.5	5.9	

#### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range, C<sub>L</sub> = 10 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	то	V	T,	<sub>λ</sub> = 25°C		$T_A = -40$ °C t	o 85°C	UNIT
PARAWIETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
			0.8 V		23.1				
			1.2 V ± 0.1 V	0.5	8.9	21.1	0.5	22	
4	A or B		1.5 V ± 0.1 V	0.8	6.3	13.2	0.5	15.1	20
t <sub>pd</sub>	AUID	T	1.8 V ± 0.15 V	0.6	5	10.1	0.5	12.2	ns
			2.5 V ± 0.2 V	0.5	3.6	7.4	0.5	9	
			3.3 V ± 0.3 V	0.5	2.9	5.1	0.5	6.5	

Product Folder Link(s): SN74AUP2G08

Submit Documentation Feedback

Copyright © 2008–2010, Texas Instruments Incorporated

Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74AUP2G08

www.ti.com

SCES681D – JANUARY 2008 – REVISED OCTOBER 2010

#### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 3 and Figure 4)

DADAMETED	FROM	ТО	V <sub>CC</sub>	T,	4 = 25°C	;	$T_A = -40$ °C t	o 85°C	LINUT
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	UNIT
		0.8 V		24.7					
	t <sub>pd</sub> A or B		1.2 V ± 0.1 V	0.5	9.8	21.7	0.5	22.7	
		V	1.5 V ± 0.1 V	1.3	4.6	14	0.5	15.7	
<sup>L</sup> pd		Ť	1.8 V ± 0.15 V	1.2	5.5	10.6	0.5	12.6	ns
		2.5 V ± 0.2 V	0.7	4	7	0.5	8.9		
			3.3 V ± 0.3 V	0.9	3.3	5.5	0.5	6.9	

#### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range,  $C_1 = 30 \text{ pF}$  (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	то	V	T,	4 = 25°C	:	$T_A = -40$ °C to 85°C		UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNII
			0.8 V		31.8				
			1.2 V ± 0.1 V	0.6	12.6	26.3	0.5	27	
t <sub>pd</sub> A or B	Y	1.5 V ± 0.1 V	2.5	9	16.6	0.7	18.3		
		1.8 V ± 0.15 V	2.3	7.3	12.9	0.5	14.8	ns	
			2.5 V ± 0.2 V	2.1	5.4	8.8	0.8	10.5	
		3.3 V ± 0.3 V	2.1	4.5	6.7	0.9	8.2		

#### **OPERATING CHARACTERISTICS**

 $T_{\Lambda} = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
			0.8 V	4	
			1.2 V ± 0.1 V	4	. –
_	Dower dissinction consistence	f = 10 MHz	1.5 V ± 0.1 V	4	
C <sub>pd</sub>	Power dissipation capacitance	I = 10 WH2	1.8 V ± 0.15 V	4	pF
			2.5 V ± 0.2 V	4.1	
			3.3 V ± 0.3 V	4.3	

Copyright © 2008-2010, Texas Instruments Incorporated

Submit Documentation Feedback

7

Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


### SN74AUP2G08




SCES681D - JANUARY 2008 - REVISED OCTOBER 2010

www.ti.com

# PARAMETER MEASUREMENT INFORMATION (Propagation Delays, Setup and Hold Times, and Pulse Duration)



	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
C <sub>L</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V <sub>M</sub>	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>I</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




SN74AUP2G08

www.ti.com

SCES681D - JANUARY 2008 - REVISED OCTOBER 2010


# PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	<b>S</b> 1
t <sub>PLZ</sub> /t <sub>PZL</sub>	2×V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V	$V_{CC}$ = 2.5 V $\pm$ 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
C <sub>L</sub> V <sub>M</sub> V <sub>I</sub> V <sub>∆</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

Product Folder Link(s): SN74AUP2G08

Copyright © 2008-2010, Texas Instruments Incorporated

Submit Documentation Feedback

9



Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

17-Aug-2015

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP2G08DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H08R	Samples
SN74AUP2G08DQER	ACTIVE	X2SON	DQE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	PR	Samples
SN74AUP2G08RSER	ACTIVE	UQFN	RSE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	PR	Samples
SN74AUP2G08YFPR	ACTIVE	DSBGA	YFP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(HE7 ~ HEN)	Samples
SN74AUP2G08YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(HE7 ~ HEN)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based filip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device

Addendum-Page 1



# Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 17-Aug-2015

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information that way not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




# **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Aug-2015


#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP2G08DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUP2G08DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
SN74AUP2G08RSER	UQFN	RSE	8	5000	180.0	8.4	1.7	1.7	0.7	4.0	8.0	Q2
SN74AUP2G08YFPR	DSBGA	YFP	8	3000	178.0	9.2	0.9	1.75	0.6	4.0	8.0	Q1
SN74AUP2G08YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Aug-2015




#### \*All dimensions are nominal

Device Package Typ		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP2G08DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUP2G08DQER	X2SON	DQE	8	5000	202.0	201.0	28.0
SN74AUP2G08RSER	UQFN	RSE	8	5000	202.0	201.0	28.0
SN74AUP2G08YFPR	DSBGA	YFP	8	3000	220.0	220.0	35.0
SN74AUP2G08YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0



# **MECHANICAL DATA**

# DCU (R-PDSO-G8) PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-187 variation CA.






### **LAND PATTERN DATA**

DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Publication IPC-7351 is recommended for alternate designs.

- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






# RSE0008A



# **PACKAGE OUTLINE**

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- per ASME Y14.5M.
  2. This drawing is subject to change without notice.






# **EXAMPLE BOARD LAYOUT**

# RSE0008A

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).






# **EXAMPLE STENCIL DESIGN**

# RSE0008A

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





### **MECHANICAL DATA**




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- SON (Small Outline No-Lead) package configuration.
  This package complies to JEDEC MO-287 variation X2EAF.





#### LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Over—printing land for acceptable area ratio is not viable due to land width and bridging potential. Customer may further reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
- H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- I. Component placement force should be minimized to prevent excessive paste block deformation.






### **MECHANICAL DATA**

YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.






### **MECHANICAL DATA**

YFP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments





# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of SN74AUP2G08YFPR - IC GATE AND 2CH 2-INP 8-DSBGA

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Applications

logic.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense

Security

www.ti.com/security

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**Products** 

Logic

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated