

December 2010

FOD0721, FOD0720, FOD0710 High CMR, 25Mbit/sec Logic Gate Optocoupler

Features

- 20kV/µs minimum CMR
- 40ns max. propagation delay
- Data Rate, Non-Return Zero Coding
 - 25Mbit/sec (FOD0721 and FOD0720)
 - 12.5Mbit/sec (FOD0710)
- Pulse Width Distortion
 - 6ns (FOD0721)
 - 8ns (FOD0720 and FOD0710)
- +5V CMOS compatibility
- Extended industrial temperate range
 - -40 to 100°C temperature range
- Safety and regulatory approvals
 - UL1577, 3750 VACrms for 1 min. (File #E90700, Volume 2)
 - IEC60747-5-2 pending approval

Applications

- Industrial fieldbus communications
 - Profibus, DeviceNet, CAN, RS485
- Programmable logic control
- Isolated data acquisition system


Description

The FOD0721/0720/0710 family utilizes Fairchild's proprietary coplanar packaging technology, Optoplanar and optimized IC design to guarantee minimum 20kV/µs Common Mode Noise Rejection (CMR) rating.

These high-speed logic gate optocouplers consist of a high-speed AlGaAs LED driven by a CMOS IC coupled to a CMOS detector IC, comprising an integrated photodiode, a high-speed transimpedance amplifier and a voltage comparator with an output driver. The CMOS technology coupled to the high efficiency of the LED achieves low power consumption as well as very high speed (40ns propagation delay, 6ns pulse width distortion).

These devices are available in a compact 8-pin small outline package.

Functional Schematic



*: Pin 3 must be left unconnected

Truth Table

VI	LED	Vo
Н	OFF	Н
L	ON	L

Pin Definitions

Pin Number	Pin Name	Pin Function Description
1	V _{DD1}	Input Supply Voltage
2	VI	Input Data
3		LED Anode – must be left unconnected
4	GND1	Input Ground
5	GND2	Output Ground
6	Vo	Output Data
7	NC	Not Connected
8	V _{DD2}	Output Supply Voltage

Absolute Maximum Ratings (T_A = 25°C unless otherwise specified.)

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Value	Units
T _{STG}	Storage Temperature	-40 to +125	°C
T _{OPR}	Operating Temperature	-40 to +100	°C
T _{SOL}	Lead Solder Temperature	260 for 10 sec	°C
	Reflow Temperature Profile (Refer to Relow Profile)		
V _{DD1}	Input Supply Voltage	0 to 6.0	V
VI	Input Voltage	-0.5 to V _{DD1} + 0.5	V
I _I	Input DC Current	-10 to +10	mA
V _{DD2}	Output Supply Voltage	0 to 6.0	V
V _D	Output Voltage	-0.5 to V _{DD2} + 0.5	V
Io	Average Output Current	10	mA
PD1	Input Power Dissipation	90	mW
PD2	Output Power Dissipation	70	mW

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
T _{OPR}	Ambient Operating Temperature	-40	+100	°C
V_{DD1}, V_{DD2}	Supply Voltages	4.5	5.5	V
V _{IH}	Logic High Input Voltage	2.0	V _{DD1}	V
V _{IL}	Logic Low Input Voltage	0	0.8	V
t _r , t _f	Input Signal Rise and Fall Time		1.0	ms

- A 0.1µF bypass capacitor must be connected between pins 1 and 4, and 5 and 8
- · Pin 3 must be left unconnected

$\textbf{Electrical Characteristics} \; (T_{A} = -40^{\circ}C \; to \; 100^{\circ}C \; and \; 4.5V \leq V_{DD} \leq 5.5V, \; all \; typicals \; are \; at \; T_{A} = 25^{\circ}C, \; V_{DD} = 5V)$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
INPUT CH	ARACTERISTICS		•	•	!	-
I _{DD1L}	Logic Low Input Supply Current	V _I = 0V		6.5	10.0	mA
I _{DD1H}	Logic High Input Supply Current	$V_I = V_{DD1}$		0.8	3.0	mA
I _{DD1}	Input Supply Current				13.0	mA
I _I	Input Current		-10		+10	μA
OUTPUT (CHARACTERISTICS		•	•		•
I _{DD2L}	Logic Low Output Supply Current	V _I = 0V		5.5	9	mA
I _{DD2H}	Logic High Output Supply Current	$V_I = V_{DD1}$		5.3	9	mA
V _{OH}	Logic High Output Voltage	$I_{O} = -20\mu A, V_{I} = V_{IH}$	4.4	5.0		V
V _{OH}		$I_O = -4mA$, $V_I = V_{IH}$	4.0	4.8		V
V _{OL}	Logic Low Output Voltage	$I_{O} = 20 \mu A, V_{I} = V_{IL}$		0	0.1	V
V _{OL}		$I_O = 4mA$, $V_I = V_{IL}$		0.5	1.0	V

Isolation Characteristics (T_A = -40°C to +100°C unless otherwise specified.)

Symbol	Characteristics	Test Conditions	Min.	Тур.*	Max.	Unit
V _{ISO}	Input-Output Isolation Voltage	$f = 60$ Hz, $t = 1.0$ min, $I_{I-O} \le 10\mu A^{(1)(2)}$	3750			Vac _{RMS}
R _{ISO}	Isolation Resistance	$V_{I-O} = 500V^{(1)}$	10 ¹¹			Ω
C _{ISO}	Isolation Capacitance	$V_{I-O} = 0$, $f = 1.0MHz^{(1)}$		0.2		pF

^{*}All typicals at T_A = 25°C

Notes:

- 1. Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted together.
- 2. 3,750 VAC RMS for 1 minute duration is equivalent to 4,500 VAC RMS for 1 second duration.

Switching Characteristics ($T_A = -40$ °C to 100°C and 4.5V $\leq V_{DD} \leq 5.5$ V, all typicals are at $T_A = 25$ °C, $V_{DD} = 5$ V)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{PHL}	Propagation Delay Time to Logic Low Output	C _L = 15pF		21	40	ns
t _{PLH}	Propagation Delay Time to Logic High Output	C _L = 15pF		23	40	ns
PWD	Pulse Width Distortion, t _{PHL} - t	PLH				•
	FOD0710	PW = 80ns, C _L = 15pF		2	8	ns
	FOD0720	PW = 40ns, C _L = 15pF		2	8	ns
	FOD0721	PW = 40ns, C _L = 15pF		2	6	ns
Data Rate	FOD0710				12.5	Mb/s
	FOD0720, FOD0721				25	Mb/s
t _{PSK}	Propagation Delay Skew	$C_L = 15pF^{(3)}$			20	ns
t _R	Output Rise Time (10%–90%)			5		ns
t _F	Output Fall Time (90%–10%)			4.5		ns
CM _H	Common Mode Transient Immunity at Output High	$V_I = V_{DD1}, V_O > 0.8 V_{DD2}$ $V_{CM} = 1000V^{(4)}$	20	40		kV/µs
CM _L	Common Mode Transient Immunity at Output Low	$V_I = 0V, V_O < 0.8,$ $V_{CM} = 1000V^{(4)}$	20	40		kV/μs

Notes:

- 3. t_{PSK} is equal to the magnitude of the worst case difference in t_{PHL} and/or t_{PLH} that will be seen between units at any given temperature within the recommended operating conditions.
- 4. Common mode transient immunity at output high is the maximum tolerable (positive) dVcm/dt on the leading edge of the common mode impulse signal. Vcm, to assure that the output will remain high. Common mode transient immunity at output low is the maximum tolerable (negative dVcm/dt on the trailing edge of the common pulse signal, Vcm, to assure that the output will remain low.

Typical Performance Curves

Figure 1. Typical Output Voltage vs. Input Voltage





Figure 3. Typical Propogation Delay vs. Ambient Temperature (FOD0710)



t - Propagation Delay (ns)

Figure 5. Typical Propogation Delay vs. Ambient Temperature (FOD0721/FOD0720)




Figure 2. Typical Input Voltage Switching Threshold vs. Input Supply Voltage




Figure 4. Typical Pulse Width Distortion vs. Ambient Temperature (FOD0710)





Figure 6. Typical Pulse Width Distortion vs. Ambient Temperature (FOD0721/FOD0720)



Typical Performance Curves (Continued)

Figure 7. Typical Rise and Fall Time vs. Ambient Temperature




Figure 9. Typical Pulse Width Distortion vs. Output Load Capacitance (FOD0710)




Figure 11. Typical Pulse Width Distortion vs. Output Load Capacitance (FOD0721/FOD0720)




Figure 8. Typical Propogation Delay vs. Output Load Capacitance (FOD0710)




Figure 10. Typical Propogation Delay vs. Output Load Capacitance (FOD0721/FOD0720)







Figure 12. Typical Rise and Fall Time vs. Output Load Capacitance (FOD0710)




Typical Performance Curves (Continued)

Figure 13. Typical Rise and Fall Time vs. Output Load Capacitance (FOD0721/FOD0720)








Ordering Information

Option	Order Entry Identifier	Description	
No Suffix	FOD0721	Shipped in Tubes (50 units per tube)	
R2	FOD0721R2	Tape and Reel (2500 units per reel)	




All packages are lead free per JEDEC: J-STD-020B standard.

Marking Information



Definiti	ons
1	Fairchild logo
2	Device number
3	One digit year code, e.g., '8'
4	Two digit work week ranging from '01' to '53'
5	Assembly package code


Carrier Tape Specification



User Direction of Feed —

Note:All dimensions are in millimeters.

Reflow Profile






Figure 16. Test Circuit for Propogation Delay Time and Rise Time, Fall Time








Figure 17. Test Circuit for Instantaneous Common Mode Rejection Voltage





LAND PATTERN RECOMMENDATION










- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X175-8M.
- E) DRAWING FILENAME: MKT-M08Erev5









TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{lll} \mathsf{AccuPower^{\mathsf{TM}}} & \mathsf{F-PFS^{\mathsf{TM}}} \\ \mathsf{AttitudeEngine^{\mathsf{TM}}} & \mathsf{FRFET}^{\texttt{®}} \end{array}$

Awinda[®] Global Power Resource SM

AX-CAP®* GreenBridge™
BitSiC™ Green FPS™
Build it Now™ Green FPS™ e-Series™

Current Transfer Logic™ Making Small Speakers Sound Louder

DEUXPEED® and Better™

Dual Cool™ MegaBuck™

EcoSPARK® MICROCOUPLER™

EfficientMax™ MicroFET™

EfficientMax™ MicroFET™
ESBC™ MicroPak™
MicroPak™
MicroPak2™
Fairchild® MillerDrive™
MotionMax™
Fairchild Semiconductor®

Farchild Semiconductor

FACT Quiet Series™
FACT®

FastvCore™
FETBench™
FPS™

MotionGrid®
MTI®
MTX®
MVN®
FETBench™
MVN®
FPS™

OptoHiT™
OPTOLOGIC®

OPTOPLANAR®

Power Supply WebDesigner™ PowerTrench®

PowerXS™

Programmable Active Droop™ OFFT®

QS™ Quiet Series™ RapidConfigure™

T TM

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™
Sync-Lock™

SYSTEM GENERAL®'
TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyPWM™
TranSiC™
TriFault Detect™
TRUECURRENT®**
uSerDes™

SerDes"
UHC[®]
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™
XS™
XS™

仙童®

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT http://www.fairchildsemi.com, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Deminition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 177