Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor CD4019BCN

For any questions, you can email us directly: sales@integrated-circuit.com





October 1987 Revised April 2002

CD4019BC Quad AND-OR Select Gate

General Description

The CD4019BC is a complementary MOS quad AND-OR select gate. Low power and high noise margin over a wide voltage range is possible through implementation of N- and P-channel enhancement mode transistors. These complementary MOS (CMOS) transistors provide the building blocks for the 4 "AND-OR select" gate configurations, each consisting of two 2-input AND gates driving a single 2-input OR gate. Selection is accomplished by control bits $\rm K_A$ and $\rm K_B$. All inputs are protected against static discharge damage.

Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{DD} (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS

Applications


- AND-OR select gating
- Shift-right/shift-left registers
- True/complement selection
- AND/OR/EXCLUSIVE-OR selection


Ordering Code:

Order Number	Package Number	Package Description
CD4019BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4019BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram







Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

Absolute Maximum Ratings(Note 1)

(Note 2)

 $\begin{tabular}{ll} Supply Voltage (V_{DD}) & -0.5V to +18V \\ Input Voltage (V_{IN}) & -0.5V to V_{DD} +0.5V \\ Storage Temperature Range (T_S) & -65^{\circ}C to +150^{\circ}C \\ \end{tabular}$

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operation Conditions (Note 2)

 $\begin{array}{ll} \text{DC Supply Voltage (V}_{\text{DD}}) & +3\text{V to } +15\text{V} \\ \text{Input Voltage (V}_{\text{IN}}) & 0\text{V to V}_{\text{DD}}\text{V} \\ \text{Operating Temperature Range (T}_{\text{A}}) & -55^{\circ}\text{C to } +125^{\circ}\text{C} \\ \end{array}$

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: V_{SS} = 0V unless otherwise specified.

DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	-5	5°C		+25°C		+12	5°C	Units
Cyllibol	Farameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	
I _{DD}	Quiescent Device	$V_{DD} = 5V$		0.25		0.25	1		7.5	
	Current	$V_{DD} = 10V$		0.5		0.5	2		15	μΑ
		$V_{DD} = 15V$		1.0		1.0	4		30	
V _{OL}	LOW Level	I _O < 1 μA								
	Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	
V _{OH}	HIGH Level	I _O < 1 μA								
	Output Voltage	$V_{DD} = 5V$	4.95		4.95	5		4.95		
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		
V _{IL}	LOW Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2	1.5		1.5	V
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0		6	4.0		4.0	1.0
V _{IH}	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	3		3.5		+
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	6		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	9		11.0		
I _{OL}	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	1		0.36		
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.5		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	10		2.4		
I _{OH}	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.25		-0.2	-0.4		-0.14		
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-0.62		-0.5	-1.0		-0.35		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-1.8		-1.5	-3.0		-1.1		
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		-10 ⁻⁵	-0.10		-1.0	
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10 ⁻⁵	0.10		1.0	μΑ

Note 3: V_{SS} = 0V unless otherwise specified.

Note 4: I_{OH} and I_{OL} are tested one output at a time.

Distributor of Fairchild Semiconductor: Excellent Integrated System Limited

Datasheet of CD4019BCN - IC GATE AND/OR QUAD 16-DIP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

CD4019BC

AC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL} ,	Propagation Delay,	$V_{DD} = 5V$		100	300	
t _{PLH}	Input to Output	$V_{DD} = 10V$		50	120	ns
		V _{DD} = 15V		45	100	
t _{THL}	HIGH-to-LOW Level	V _{DD} = 5V		100	200	
	Transition Time	$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80	
t _{TLH}	LOW-to-HIGH Level	V _{DD} = 5V		150	300	
	Transition Time	$V_{DD} = 10V$		70	140	ns
		$V_{DD} = 15V$		50	100	
C _{IN}	Input Capacitance	All A and B Inputs		5	7.5	, F
		K _A and K _B Inputs		10	15	pF


Note 5: AC Parameters are guaranteed by DC correlated testing.

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



Physical Dimensions inches (millimeters) unless otherwise noted $\frac{0.150 - 0.157}{(3.810 - 3.988)}$ $\frac{0.053 - 0.069}{(1.346 - 1.753)}$ 8° MAX TYP ALL LEADS 0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS $\frac{0.014 - 0.020}{(0.356 - 0.508)} \text{TYP}$ 0.016-0.050 (0.406-1.270) TYP ALL LEADS 0.004 (0.102) ALL LEAD TIPS 0.008 (0.203) TYP 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

CD4019BC Quad AND-OR Select Gate



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com