

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Maxim Integrated MAX9312ETJ+

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>

**Features** 



19-2079; Rev 2; 4/09



# **Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers**

#### **General Description**

The MAX9312/MAX9314 are low skew, dual 1-to-5 differential drivers designed for clock and data distribution. These devices accept two inputs. Each input is reproduced at five differential outputs. The differential inputs can be adapted to accept single-ended inputs by connecting the on-chip VBB supply to one input as a reference voltage.

The MAX9312/MAX9314 feature low part-to-part skew (30ps) and output-to-output skew (12ps), making them ideal for clock and data distribution across a backplane or a board. For interfacing to differential HSTL and LVPECL signals, these devices operate over a +2.25V to +3.8V supply range, allowing high-performance clock or data distribution in systems with a nominal +2.5V or +3.3V supply. For differential LVECL operation, these devices operate from a -2.25V to -3.8V supply.

The MAX9312 features an on-chip VBB reference output of 1.425V below the positive supply voltage. The MAX9314 offers an on-chip VBB reference output of 1.32V below the positive supply voltage.

Both devices are offered in an industry-standard 32-pin 7mm x 7mm LQFP package. In addition, the MAX9312 is offered in a space-saving 32-pin 5mm x 5mm TQFN package.

#### **Applications**

Precision Clock Distribution Low-Jitter Data Repeater

#### ♦ +2.25V to +3.8V Differential HSTL/LVPECL Operation


- ♦ -2.25V to -3.8V Differential LVECL Operation
- ♦ 30ps (typ) Part-to-Part Skew
- ♦ 12ps (typ) Output-to-Output Skew
- ♦ 312ps (typ) Propagation Delay
- ♦ ≥ 300mV Differential Output at 3GHz
- ♦ On-Chip Reference for Single-Ended Inputs
- ♦ Output Low with Open Input
- ♦ Pin Compatible with MC100LVEP210 (MAX9312) and MC100EP210 (MAX9314)
- ♦ Offered in Tiny QFN\* Package (70% Smaller Footprint than LQFP)

### **Ordering Information**

| PART           | TEMP RANGE     | PIN-PACKAGE |
|----------------|----------------|-------------|
| MAX9312ECJ+    | -40°C to +85°C | 32 LQFP     |
| MAX9312ETJ+    | -40°C to +85°C | 32 TQFN-EP* |
| MAX9314ECJ     | -40°C to +85°C | 32 LQFP     |
| III DIGGT 1200 | 10 0 10 100 0  | OL EQIT     |

<sup>\*</sup>Exposed pad.

## **Functional Diagram**



Pin Configuration appears at end of data sheet.

NIXIN

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.



#### **ABSOLUTE MAXIMUM RATINGS**

| VCC - VEE4.1V   |
|---|
| Inputs (CLK_, CLK_)VEE - 0.3V to VCC + 0.3V                     |
| CLK_ to CLK±3.0V  |
| Continuous Output Current50mA                                   |
| Surge Output Current100mA                                       |
| VBB Sink/Source Current±0.65mA                                  |
| Continuous Power Dissipation (T <sub>A</sub> = +70°C)           |
| 32-Pin LQFP (derate 20.7mW/°C above +70°C) 1652.9mW             |
| 32-Pin TQFN (derate 34.5mW/°C above +70°C)2758.6mW              |
| Junction-to-Case Thermal Resistance (T <sub>JC</sub> ) (Note A) |
| 32-Pin LQFP12°C/W   |
| 32-Pin TQFN2°C/W  |

| Junction-to-Ambient Thermal Resistance ( 32-Pin LQFP 32-Pin TQFN Operating Temperature Range Junction Temperature Storage Temperature Range ESD Protection Human Body Model (CLK_, CLK_, Q_, C |  |
|--|--|
| Soldering Temperature (10s)  |  |
|  |  |

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - V_{EE} = +2.25V \text{ to } +3.8V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V.) \text{ (Notes 2-5)}$ 

| DADAMETED  | CVMDOL           | CONDIT  | CONDITIONS |                            | °C                         | +25                        | i°C                        | +85                        | LINITO                     |       |
|--|------------------|---|------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|-------|
| PARAMETER  | SYMBOL           | L CONDITIONS  |            | MIN                        | MAX                        | MIN                        | MAX                        | MIN                        | MAX                        | UNITS |
| INPUTS (CLK_,  | CLK_)            |   |            |                            |                            |                            |                            |                            |                            |       |
| Single-Ended<br>Input High<br>Voltage                |                  | V <sub>BB</sub> connected to CLK_                         | MAX9312    | V <sub>CC</sub> - 1.23     | V <sub>C</sub> C           | V <sub>CC</sub> -<br>1.23  | V <sub>CC</sub>            | V <sub>CC</sub> -<br>1.23  | V <sub>CC</sub>            | V     |
|  | ViH              | (V <sub>IL</sub> for V <sub>BB</sub> connected to CLK_)   | MAX9314    | V <sub>CC</sub> -<br>1.165 | Vcc                        | V <sub>CC</sub> -<br>1.165 | V <sub>CC</sub>            | V <sub>CC</sub> -<br>1.165 | V <sub>CC</sub>            | V     |
| Single-Ended<br>Input Low V <sub>IL</sub><br>Voltage | V.,              | VIL VBB connected to CLK_ (VIL for VBB connected to CLK_) | MAX9312    | V <sub>EE</sub>            | V <sub>CC</sub> -<br>1.62  | V <sub>EE</sub>            | V <sub>CC</sub> -<br>1.62  | V <sub>EE</sub>            | V <sub>CC</sub> -<br>1.62  | V     |
|  | VIL              |   | MAX9314    | VEE                        | V <sub>CC</sub> -<br>1.475 | V <sub>EE</sub>            | V <sub>CC</sub> -<br>1.475 | V <sub>EE</sub>            | V <sub>CC</sub> -<br>1.475 | V     |
| High Voltage of Differential Input                   | VIHD             |   |            | V <sub>EE</sub> + 1.2      | V <sub>C</sub> C           | V <sub>EE</sub> + 1.2      | V <sub>C</sub> C           | V <sub>EE</sub> + 1.2      | Vcc                        | V     |
| Low Voltage of<br>Differential Input                 | V <sub>ILD</sub> |   |            | VEE                        | V <sub>CC</sub> -<br>0.095 | VEE                        | V <sub>CC</sub> -<br>0.095 | V <sub>EE</sub>            | V <sub>CC</sub> -<br>0.095 | V     |
| Differential Input                                   | VIHD -<br>VILD   |   | EE < 3.0V  | 0.095                      | V <sub>CC</sub> -          | 0.095                      | V <sub>CC</sub> -          | 0.095                      | VCC -                      | V     |
| Voltage  |                  | For V <sub>CC</sub> - V <sub>I</sub>                      | EE ≥ 3.0V  | 0.095                      | 3.0                        | 0.095                      | 3.0                        | 0.095                      | 3.0                        |       |
| Input High<br>Current                                | Ιн               |   |            |                            | 150                        |                            | 150                        |                            | 150                        | μΑ    |
| CLK_ Input Low<br>Current                            | lilclk           |   |            | -10                        | +10                        | -10                        | +10                        | -10                        | +10                        | μΑ    |

N.IXI/N



### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} - V_{EE} = +2.25V \text{ to } +3.8V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V.) \text{ (Notes } 2-5)$ 

| PARAMETER                              | SYMBOL                               | OL CONDITIONS     |         | -40                         | °C                         | +25                         | i°C                        | +85                         | LINUTO                     |       |
|--|--------------------------------------|-------------------|---------|-----------------------------|----------------------------|-----------------------------|----------------------------|-----------------------------|----------------------------|-------|
| PANAMETER STMBOL                       |                                      | CONDITIONS        |         | MIN                         | MAX                        | MIN                         | MAX                        | MIN                         | MAX                        | UNITS |
| CLK_ Input Low<br>Current              | IILCLK                               |                   |         | -150                        |                            | -150                        |                            | -150                        |                            | μΑ    |
| OUTPUTS (Q,                            | <u>Q</u> _)                          |                   |         |                             |                            |                             |                            |                             |                            |       |
| Single-Ended<br>Output High<br>Voltage | Voн                                  | Figure 1          |         | V <sub>CC</sub> -<br>1.025  | V <sub>CC</sub> -<br>0.900 | V <sub>CC</sub> -<br>1.025  | V <sub>CC</sub> -<br>0.900 | V <sub>CC</sub> -<br>1.025  | V <sub>CC</sub> -<br>0.900 | V     |
| Single-Ended<br>Output Low<br>Voltage  | VoL                                  | Figure 1          |         | V <sub>CC</sub> -<br>-1.930 | V <sub>CC</sub> -<br>1.695 | V <sub>CC</sub> -<br>-1.930 | V <sub>CC</sub> -<br>1.695 | V <sub>CC</sub> -<br>-1.930 | V <sub>CC</sub> -<br>1.695 | ٧     |
| Differential<br>Output Voltage         | V <sub>OH</sub> -<br>V <sub>OL</sub> | Figure 1          |         | 670                         | 950                        | 670                         | 950                        | 670                         | 950                        | mV    |
| REFERENCE (V                           | вв)                                  |                   |         |                             |                            |                             |                            |                             |                            |       |
| Reference                              |                                      | I <sub>BB</sub> = | MAX9312 | V <sub>CC</sub> -<br>1.525  | V <sub>CC</sub> -<br>1.325 | V <sub>CC</sub> -<br>1.525  | V <sub>CC</sub> -<br>1.325 | V <sub>CC</sub> -<br>1.525  | V <sub>CC</sub> -<br>1.325 |       |
| Voltage Output<br>(Note 6)             | V <sub>BB</sub>                      | ±0.5mA            | MAX9314 | V <sub>CC</sub> - 1.38      | V <sub>CC</sub> - 1.26     | V <sub>CC</sub> - 1.38      | V <sub>CC</sub> - 1.26     | V <sub>CC</sub> - 1.38      | V <sub>CC</sub> -<br>1.26  | V     |
| POWER SUPPL                            | Y                                    |                   |         |                             |                            |                             |                            |                             |                            |       |
| Supply Current<br>(Note 7)             | IEE                                  |                   |         |                             | 75                         |                             | 82                         |                             | 95                         | mA    |





#### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} - V_{EE} = +2.25V \text{ to } +3.8V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, \text{ input frequency} = 1.5GHz, \text{ input transition time} = 125ps (20% to 80%), V_{IHD} = V_{EE} + 1.2V \text{ to } V_{CC}, V_{ILD} = V_{EE} \text{ to } V_{CC} - 0.15V, V_{IHD} - V_{ILD} = 0.15V \text{ to the smaller of } 3V \text{ or } V_{CC} - V_{EE}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} - V_{EE} = 3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V.)$  (Note 8)

| PARAMETER SYMBO                        |  | CONDITIONS  | -40°C           |     | +25°C |         |     | +85°C |     |     | UNITS |               |
|--|--|---|-----------------|-----|-------|---------|-----|-------|-----|-----|-------|---------------|
| PARAMETER                              | SYMBOL                                   | CONDITIONS  | MIN TYP MAX MIN |     | MIN   | TYP     | MAX | MIN   | TYP | MAX | UNITS |               |
| Differential Input-<br>to-Output Delay | t <sub>PLHD</sub> ,<br>t <sub>PHLD</sub> | Figure 2  | 220             | 321 | 380   | 220     | 312 | 410   | 260 | 322 | 400   | ps            |
| Output-to-Output<br>Skew (Note 9)      | tskoo                                    |   |                 | 12  | 46    |         | 12  | 46    |     | 10  | 35    | ps            |
| Part-to-Part Skew (Note 10)            | tskpp                                    |   |                 | 30  | 160   |         | 30  | 190   |     | 30  | 140   | ps            |
| Added Random<br>Jitter (Note 11)       | t <sub>RJ</sub>                          | f <sub>IN</sub> = 1.5GHz<br>clock pattern                             |                 | 1.2 | 2.5   |         | 1.2 | 2.5   |     | 1.2 | 2.5   | ps            |
|  |  | f <sub>IN</sub> = 3.0GHz clock pattern 1.2 2.6                        | 1.2             | 2.6 |       | 1.2 2.6 |     | (RMS) |     |     |       |               |
| Added Deterministic Jitter (Note 11)   | tDJ                                      | 3Gbps,<br>2 <sup>23</sup> -1 PRBS pattern                             |                 | 80  | 95    |         | 80  | 95    |     | 80  | 95    | ps<br>(pk-pk) |
| Switching<br>Frequency                 | fMAX                                     | V <sub>OH</sub> - V <sub>OL</sub> ≥ 300mV,<br>clock pattern, Figure 2 |                 | 3.0 |       |         | 3.0 |       |     | 3.0 |       | C             |
|  |  | V <sub>OH</sub> - V <sub>OL</sub> ≥ 500mV,<br>clock pattern, Figure 2 | 1.5             |     |       | 1.5     |     |       | 1.5 |     |       | GHz           |
| Output Rise/Fall<br>Time (20% to 80%)  | t <sub>R</sub> , t <sub>F</sub>          | Figure 2  | 100             | 112 | 140   | 100     | 116 | 140   | 100 | 121 | 140   | ps            |

- Note 2: Measurements are made with the device in thermal equilibrium.
- Note 3: Current into a pin is defined as positive. Current out of a pin is defined as negative.
- Note 4: Single-ended input operation using  $V_{BB}$  is limited to  $V_{CC}$   $V_{EE}$  = 3.0V to 3.8V for the MAX9312 and  $V_{CC}$   $V_{EE}$  = 2.7V to 3.8V for the MAX9314.
- Note 5: DC parameters production tested at T<sub>A</sub> = +25°C. Guaranteed by design and characterization over the full operating temperature range.
- Note 6: Use VBB only for inputs that are on the same device as the VBB reference.
- Note 7: All pins open except V<sub>CC</sub> and V<sub>EE</sub>.
- Note 8: Guaranteed by design and characterization limits are set at ±6 sigma.
- Note 9: Measured between outputs on the same part at the signal crossing points for a same-edge transition.
- Note 10: Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition.
- Note 11: Device jitter added to the input signal.


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com





# Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers


### **Typical Operating Characteristics**


 $(V_{CC} = +3.3V, V_{EE} = 0, V_{IHD} = V_{CC} - 0.95V, V_{ILD} = V_{CL} - 1.25V, input transition time = 125ps (20% to 80%), f_{IN} = 1.5GHz, outputs loaded with 50<math>\Omega$  to  $V_{CC}$  - 2V,  $T_A = +25^{\circ}C$ , unless otherwise noted.)













### **Pin Description**

| PIN              | NAME            | FUNCTION  |
|------------------|-----------------|---|
| 1, 9, 16, 25, 32 | V <sub>CC</sub> | Positive Supply Voltage. Bypass from $V_{CC}$ to $V_{EE}$ with 0.1 $\mu$ F and 0.01 $\mu$ F ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device. |
| 2                | N.C.            | No Connection. Internally not connected.  |
| 3                | CLKA            | Noninverting Differential Clock Input A   |
| 4                | CLKA            | Inverting Differential Clock Input A  |
| 5                | V <sub>BB</sub> | Reference Output Voltage. Connect to the inverting or noninverting clock input to provide a reference for single-ended operation. When used, bypass to V <sub>CC</sub> with a 0.01µF ceramic capacitor.                         |
| 6                | CLKB            | Noninverting Differential Clock Input B   |
| 7                | CLKB            | Inverting Differential Clock Input B  |
| 8                | VEE             | Negative Supply Voltage   |
| 10               | QB4             | Inverting QB4 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .   |
| 11               | QB4             | Noninverting QB4 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .  |
| 12               | QB3             | Inverting QB3 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .   |
| 13               | QB3             | Noninverting QB3 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .  |
| 14               | QB2             | Inverting QB2 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .   |
| 15               | QB2             | Noninverting QB2 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .  |
| 17               | QB1             | Inverting QB1 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .   |
| 18               | QB1             | Noninverting QB1 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .  |
| 19               | QB0             | Inverting QB0 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .   |
| 20               | QB0             | Noninverting QB0 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .  |
| 21               | QA4             | Inverting QA4 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .   |
| 22               | QA4             | Noninverting QA4 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .  |
| 23               | QA3             | Inverting QA3 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .   |
| 24               | QA3             | Noninverting QA3 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .  |
| 26               | QA2             | Inverting QA2 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .   |
| 27               | QA2             | Noninverting QA2 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .  |
| 28               | QA1             | Inverting QA1 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .   |
| 29               | QA1             | Noninverting QA1 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .  |
| 30               | QA0             | Inverting QA0 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .   |
| 31               | QA0             | Noninverting QA0 Output. Typically terminate with $50\Omega$ resistor to $V_{CC}$ - $2V$ .  |
| _                | EP              | Exposed Pad (TQFN package only). Internally connected to VEE. Connect EP to the VEE pad on the PCB.   |



Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

# Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers

### **Detailed Description**

The MAX9312/MAX9314 are low-skew, dual 1-to-5 differential drivers designed for clock and data distribution.

For interfacing to differential HSTL and LVPECL signals, these devices operate over a +2.25V to +3.8V supply range, allowing high-performance clock or data distribution in systems with a nominal +2.5V or +3.3V supply. For differential LVECL operation, these devices operate from a -2.25V to -3.8V supply.

The differential inputs can be configured to accept single-ended inputs when operating at approximately V<sub>CC</sub> - V<sub>EE</sub> = 3.0V to 3.8V for the MAX9312 or V<sub>CC</sub> - V<sub>EE</sub> = 2.7V to 3.8V for the MAX9314. This is accomplished by connecting the on-chip reference voltage, V<sub>BB</sub>, to an input as a reference. For example, the differential CLKA, CLKA input is converted to a noninverting, single-ended input by connecting V<sub>BB</sub> to CLKA and connecting the single-ended input to CLKA. Similarly, an inverting input is obtained by connecting V<sub>BB</sub> to CLKA and connecting the single-ended input to CLKA. With a differential input configured as single ended (using V<sub>BB</sub>), the single-ended input can be driven to V<sub>CC</sub> and V<sub>EE</sub> or with a single-ended LVPECL/LVECL signal.

When a differential input is configured as a single-ended input (using VBB), the approximate supply range is VCC - VEE = 3.0V to 3.8V for the MAX9312 and VCC - VEE = 2.7V to 3.8V for the MAX9314. This is because one of the inputs must be VEE + 1.2V or higher for proper operation of the input stage. VBB must be at least VEE + 1.2V because it becomes the high-level input when the other (single-ended) input swings below it. Therefore, minimum VBB = VEE + 1.2V.

The minimum  $V_{BB}$  output for the MAX9312 is  $V_{CC}$  - 1.525V and the minimum  $V_{BB}$  output for the MAX9314 is  $V_{CC}$  - 1.38V. Substituting the minimum  $V_{BB}$  output for each device into  $V_{BB} = V_{EE} + 1.2V$  results in a minimum supply of 2.725V for the MAX9312 and 2.58V for the MAX9314. Rounding up to standard supplies gives the single-ended operating supply ranges of  $V_{CC}$  -  $V_{EE} = 3.0V$  to 3.8V for the MAX9312 and  $V_{CC}$  -  $V_{EE} = 2.7V$  to 3.8V for the MAX9314.

When using the VBB reference output, bypass it with a  $0.01\mu F$  ceramic capacitor to VCC. If the VBB reference is not used, it can be left open. The VBB reference can source or sink 0.5mA, which is sufficient to drive two inputs. Use VBB only for inputs that are on the same device as the VBB reference.

The maximum magnitude of the differential input from CLK\_ to CLK\_ is 3.0V or VCC - VEE, whichever is less.

This limit also applies to the difference between any reference voltage input and a single-ended input.

The differential inputs have bias resistors that drive the outputs to a differential low when the inputs are open. The inverting inputs ( $\overline{\text{CLKA}}$  and  $\overline{\text{CLKB}}$ ) are biased with a 75k $\Omega$  pullup to VCC and a 75k $\Omega$  pulldown to VEE. The noninverting inputs (CLKA and CLKB) are biased with a 75k $\Omega$  pulldown to VEE.

Specifications for the high and low voltages of a differential input ( $V_{IHD}$  and  $V_{ILD}$ ) and the differential input voltage ( $V_{IHD}$  -  $V_{ILD}$ ) apply simultaneously ( $V_{ILD}$  cannot be higher than  $V_{IHD}$ ).

Output levels are referenced to V<sub>CC</sub> and are considered LVPECL or LVECL, depending on the level of the V<sub>CC</sub> supply. With V<sub>CC</sub> connected to a positive supply and V<sub>EE</sub> connected to GND, the outputs are LVPECL. The outputs are LVECL when V<sub>CC</sub> is connected to GND and V<sub>EE</sub> is connected to a negative supply.

A single-ended input of at least V<sub>BB</sub>  $\pm 95$ mV or a differential input of at least 95mV switches the outputs to the V<sub>OH</sub> and V<sub>OL</sub> levels specified in the *DC Electrical Characteristics* table.

## **Applications Information**

#### Supply Bypassing

Bypass  $V_{CC}$  to  $V_{EE}$  with high-frequency surface-mount ceramic  $0.1\mu F$  and  $0.01\mu F$  capacitors in parallel as close to the device as possible, with the  $0.01\mu F$  value capacitor closest to the device. Use multiple parallel vias for low inductance. When using the  $V_{BB}$  reference output, bypass it with a  $0.01\mu F$  ceramic capacitor to  $V_{CC}$  (if the  $V_{BB}$  reference is not used, it can be left open).

#### **Traces**

Input and output trace characteristics affect the performance of the MAX9312/MAX9314.

Connect each signal of a differential input or output to a  $50\Omega$  characteristic impedance trace. Minimize the number of vias to prevent impedance discontinuities. Reduce reflections by maintaining the  $50\Omega$  characteristic impedance through connectors and across cables. Reduce skew within a differential pair by matching the electrical length of the traces.

#### **Output Termination**

Terminate outputs through  $50\Omega$  to V<sub>CC</sub> - 2V or use an equivalent Thevenin termination. When a single-ended signal is taken from a differential output, terminate both outputs. For example, if QA0 is used as a single-ended output, terminate both QA0 and  $\overline{\rm QA0}$ .






Figure 1. Switching with Single-Ended Input




Figure 2. Differential Transition Time and Propagation Delay Timing Diagram

## **Pin Configuration**

#### TOP VIEW $V_{CC}$ QAO $\overline{\text{QAO}}$ QA1 $\overline{\text{QA1}}$ QA2 $\overline{\text{QA2}}$ $V_{CC}$ 30 27 26 25 29 28 24 QA3 V<sub>CC</sub> 1 23 QA3 N.C. 2 22 QA4 CLKA 3 **/XI///** CLKA 4 21 QA4 MAX9312 MAX9314 20 QB0 V<sub>BB</sub> 5 CLKB 6 19 QB0 CLKB 7 18 QB1 17 QB1 V<sub>EE</sub> 8 V<sub>CC</sub> QB4 QB4 QB3 QB3 QB2 QB2 V<sub>CC</sub> LQFP OR TDFN

### Chip Information

PROCESS: BIPOLAR

## Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO.   |
|--------------|--------------|----------------|
| 32 LQFP      | C32-1        | <u>21-0054</u> |
| 12 TQFN-EP   | T3255+4      | <u>21-0140</u> |



## **Revision History**

| REVISION<br>NUMBER | REVISION DATE | DESCRIPTION   | PAGES<br>CHANGED |
|--------------------|---------------|---|------------------|
| 2                  | 4/09          | Added lead-free TQFN package for MAX9312, deleted future product packages for MAX9314, and updated <i>Pin Description</i> | 1, 6             |

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.