

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

ON Semiconductor NSS40301MDR2G

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>



Distributor of ON Semiconductor: Excellent Integrated System Limited Datasheet of NSS40301MDR2G - TRANS 2NPN 40V 3A 8SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

NSS40301MDR2G

Dual Matched 40 V, 6.0 A, Low V_{CE(sat)} NPN Transistor

These transistors are part of the ON Semiconductor e^2 PowerEdge family of Low V_{CE(sat)} transistors. They are assembled to create a pair of devices highly matched in all parameters, including ultra low saturation voltage V_{CE(sat)}, high current gain and Base/Emitter turn on voltage.

Typical applications are current mirrors, differential amplifiers, DC–DC converters and power management in portable and battery powered products such as cellular and cordless phones, PDAs, computers, printers, digital cameras and MP3 players. Other applications are low voltage motor controls in mass storage products such as disc drives and tape drives. In the automotive industry they can be used in air bag deployment and in the instrument cluster. The high current gain allows e²PowerEdge devices to be driven directly from PMU's control outputs, and the Linear Gain (Beta) makes them ideal components in analog amplifiers.

Features

- Current Gain Matching to 10%
- Base Emitter Voltage Matched to 2 mV
- This is a Pb-Free Device

MAXIMUM RATINGS (T_A = 25°C)

Rating	Symbol	Мах	Unit		
Collector-Emitter Voltage	V _{CEO}	40	Vdc		
Collector-Base Voltage	V _{CBO}	40	Vdc		
Emitter-Base Voltage	V _{EBO}	6.0	Vdc		
Collector Current – Continuous	۱ _C	3.0	А		
Collector Current – Peak	I _{CM}	6.0	А		
Electrostatic Discharge	ESD	HBM Class 3B MM Class C			


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



ON Semiconductor®

http://onsemi.com

$\begin{array}{c} \mbox{40 VOLTS} \\ \mbox{6.0 AMPS} \\ \mbox{NPN LOW V}_{CE(sat)} \mbox{TRANSISTOR} \\ \mbox{EQUIVALENT R}_{DS(on)} \mbox{44 m} \Omega \end{array}$





DEVICE MARKING



N40301 = Specific Device Code

= Assembly Location

= Year

А

Υ

WW = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NSS40301MDR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



NSS40301MDR2G

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
SINGLE HEATED			
Total Device Dissipation (Note 1) T _A = 25°C Derate above 25°C	PD	576 4.6	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 1)	R _{θJA}	217	°C/W
Total Device Dissipation (Note 2)	PD	676	mW
T _A = 25°C Derate above 25°C		5.4	mW/°C
Thermal Resistance, Junction-to-Ambient (Note 2)	R _{θJA}	185	°C/W
DUAL HEATED (Note 3)			
Total Device Dissipation (Note 1) $T_A = 25^{\circ}C$	PD	653	mW
Derate above 25°C		5.2	mW/°C
Thermal Resistance, Junction-to-Ambient (Note 1)	$R_{ hetaJA}$	191	°C/W
Total Device Dissipation (Note 2) $T_A = 25^{\circ}C$	PD	783	mW
Derate above 25°C		6.3	mW/°C
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{ ext{ heta}JA}$	160	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

FR-4 @ 10 mm², 1 oz. copper traces, still air.
FR-4 @ 100 mm², 1 oz. copper traces, still air.
Dual heated values assume total power is the sum of two equally powered devices.



NSS40301MDR2G

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•	
Collector – Emitter Breakdown Voltage $(I_C = 10 \text{ mAdc}, I_B = 0)$	V _{(BR)CEO}	40	_	_	Vdc
Collector – Base Breakdown Voltage $(I_C = 0.1 \text{ mAdc}, I_E = 0)$	V _{(BR)CBO}	40	_	-	Vdc
Emitter – Base Breakdown Voltage $(I_E = 0.1 \text{ mAdc}, I_C = 0)$	V _{(BR)EBO}	6.0	-	-	Vdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$)	I _{CBO}	-	-	0.1	μAdc
Emitter Cutoff Current (V _{EB} = 6.0 Vdc)	I _{EBO}	-	-	0.1	μAdc
ON CHARACTERISTICS					
$\label{eq:linear} \begin{split} & \text{DC Current Gain (Note 4)} \\ & (\text{I}_{\text{C}} = 10 \text{ mA}, \text{V}_{\text{CE}} = 2.0 \text{ V}) \\ & (\text{I}_{\text{C}} = 500 \text{ mA}, \text{V}_{\text{CE}} = 2.0 \text{ V}) \\ & (\text{I}_{\text{C}} = 1.0 \text{ A}, \text{V}_{\text{CE}} = 2.0 \text{ V}) \\ & (\text{I}_{\text{C}} = 2.0 \text{ A}, \text{V}_{\text{CE}} = 2.0 \text{ V}) \\ & (\text{I}_{\text{C}} = 2.0 \text{ A}, \text{V}_{\text{CE}} = 2.0 \text{ V}) \\ & (\text{I}_{\text{C}} = 2.0 \text{ A}, \text{V}_{\text{CE}} = 2.0 \text{ V}) \text{ (Note 5)} \end{split}$	h _{FE} h _{FE(1)/} h _{FE(2)}	200 200 180 180 0.9	400 350 340 320 0.99	- - - -	
Collector – Emitter Saturation Voltage (Note 4) ($I_C = 0.1 \text{ A}, I_B = 0.010 \text{ A}$) ($I_C = 1.0 \text{ A}, I_B = 0.100 \text{ A}$) ($I_C = 1.0 \text{ A}, I_B = 0.010 \text{ A}$) ($I_C = 2.0 \text{ A}, I_B = 0.200 \text{ A}$)	V _{CE(sat)}	- - -	0.008 0.044 0.080 0.082	0.011 0.060 0.115 0.115	V
Base – Emitter Saturation Voltage (Note 4) $(I_C = 1.0 \text{ A}, I_B = 0.01 \text{ A})$	V _{BE(sat)}	-	0.780	0.900	V
Base – Emitter Turn–on Voltage (Note 4) ($I_C = 0.1 A, V_{CE} = 2.0 V$) ($I_C = 0.1 A, V_{CE} = 2.0 V$) (Note 6)	V _{BE(on)} V _{BE(1) -} V _{BE(2)}	- -	0.650 0.3	0.750 2.0	V mV
Cutoff Frequency ($I_C = 100 \text{ mA}$, $V_{CE} = 5.0 \text{ V}$, f = 100 MHz)	f _T	100	-	-	MHz
Input Capacitance (V _{EB} = 0.5 V, f = 1.0 MHz)	Cibo	-	320	450	pF
Output Capacitance (V_{CB} = 3.0 V, f = 1.0 MHz)	Cobo	-	40	50	pF
SWITCHING CHARACTERISTICS					
Delay (V _{CC} = 30 V, I _C = 750 mA, I _{B1} = 15 mA)	t _d	-	-	100	ns
Rise (V_{CC} = 30 V, I_{C} = 750 mA, I_{B1} = 15 mA)	tr	-	-	100	ns
Storage (V _{CC} = 30 V, I _C = 750 mA, I _{B1} = 15 mA)	t _s	-	-	780	ns
					-

Fall (V_{CC} = 30 V, I_C = 750 mA, I_{B1} = 15 mA)

4. Pulsed Condition: Pulse Width = 300 μ sec, Duty Cycle \leq 2%. 5. h_{FE(1)}/h_{FE(2)} is the ratio of one transistor compared to the other transistor within the same package. The smaller h_{FE} is used as numerator. 6. V_{BE(1)} - V_{BE(2)} is the absolute difference of one transistor compared to the other transistor within the same package.

t_f

_

_

110


ns



Distributor of ON Semiconductor: Excellent Integrated System Limited Datasheet of NSS40301MDR2G - TRANS 2NPN 40V 3A 8SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

NSS40301MDR2G

TYPICAL CHARACTERISTICS





Distributor of ON Semiconductor: Excellent Integrated System Limited Datasheet of NSS40301MDR2G - TRANS 2NPN 40V 3A 8SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

NSS40301MDR2G

TYPICAL CHARACTERISTICS





Figure 9. Safe Operating Area



NSS40301MDR2G

PACKAGE DIMENSIONS



- NOTES: 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. з.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR 5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW
- 6. STANDARD IS 751-07.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
Κ	0.40	1.27	0.016	0.050	
м	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

STYLE 16:

 $\left(\frac{\text{mm}}{\text{inches}}\right)$

SCALE 6:1

EMITTER, DIE #1 BASE, DIE #1 PIN 1. 2.

- 3. EMITTER, DIE #2 BASE, DIE #2
- 4. 5
- COLLECTOR, DIE #2 COLLECTOR, DIE #2 6.
- 7 COLLECTOR DIE #1 COLLECTOR, DIE #1

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
"Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its pattern trights or others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative