

## Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[ON Semiconductor](#)

[NTLJD2104PTAG](#)

For any questions, you can email us directly:

[sales@integrated-circuit.com](mailto:sales@integrated-circuit.com)

# NTLJD2104P

## Power MOSFET

**-12 V, -4.3 A,  $\mu$ COOL™ Dual P-Channel, 2x2 mm, WDFN package**

### Features

- WDFN 2x2 mm Package with Exposed Drain Pads for Excellent Thermal Conduction
- Lowest  $R_{DS(on)}$  in 2x2 mm Package
- Footprint Same as SC-88 Package
- Low Profile (<0.8 mm) for Easy Fit in Thin Environments
- Bidirectional Current Flow with Common Source Configuration
- These are Pb-Free Devices

### Applications

- Optimized for Battery and Load Management Applications in Portable Equipment
- Li Ion Battery Charging and Protection Circuits
- Dual High Side Load Switch

### MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	-12	V
Gate-to-Source Voltage			$V_{GS}$	$\pm 8.0$	V
Continuous Drain Current (Note 1)	Steady State	$T_J = 25^\circ\text{C}$	$I_D$	-3.5	A
		$T_J = 85^\circ\text{C}$		-2.5	
		$t \leq 5 \text{ s}$		-4.3	
Power Dissipation (Note 1)	Steady State	$T_J = 25^\circ\text{C}$	$P_D$	1.5	W
		$T_J = 85^\circ\text{C}$		2.3	
		$t \leq 5 \text{ s}$		2.3	
Continuous Drain Current (Note 2)	Steady State	$T_J = 25^\circ\text{C}$	$I_D$	-2.4	A
		$T_J = 85^\circ\text{C}$		-1.7	
		$T_J = 25^\circ\text{C}$		-1.7	
Power Dissipation (Note 2)	Steady State	$T_J = 25^\circ\text{C}$	$P_D$	0.7	W
Pulsed Drain Current	$t_p = 10 \mu\text{s}$		$I_{DM}$	-20	A
Operating Junction and Storage Temperature			$T_J, T_{STG}$	-55 to 150	$^\circ\text{C}$
Source Current (Body Diode) (Note 2)			$I_S$	-1.5	A
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			$T_L$	260	$^\circ\text{C}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
2. Surface Mounted on FR4 Board using the minimum recommended pad size of 30 mm<sup>2</sup>, 2 oz. Cu.




**ON Semiconductor®**

<http://onsemi.com>

$V_{(BR)DSS}$	$R_{DS(on)}$ TYP	$I_D$ MAX
-12 V	60 m $\Omega$ @ -4.5 V	-3.0 A
	85 m $\Omega$ @ -2.5 V	-3.0 A
	110 m $\Omega$ @ -1.8 V	-0.7 A
	140 m $\Omega$ @ -1.5 V	-0.5 A
	190 m $\Omega$ @ -1.3 V	-0.2 A
	230 m $\Omega$ @ -1.2 V	-0.2 A



### PIN CONNECTIONS



### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

## NTLJD2104P

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
SINGLE OPERATION (SELF-HEATED)			
Junction-to-Ambient – Steady State (Note 3)	$R_{\theta JA}$	83	°C/W
Junction-to-Ambient – Steady State Min Pad (Note 4)	$R_{\theta JA}$	177	
Junction-to-Ambient – $t \leq 5$ s (Note 3)	$R_{\theta JA}$	54	
DUAL OPERATION (EQUALLY HEATED)			
Junction-to-Ambient – Steady State (Note 3)	$R_{\theta JA}$	58	°C/W
Junction-to-Ambient – Steady State Min Pad (Note 4)	$R_{\theta JA}$	133	
Junction-to-Ambient – $t \leq 5$ s (Note 3)	$R_{\theta JA}$	40	

3. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).  
 4. Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm<sup>2</sup>, 2 oz Cu).

### MOSFET ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = -250\text{ }\mu\text{A}$	-12			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$	$I_D = -250\text{ }\mu\text{A}$ , Ref to $25^\circ\text{C}$		-7.0		mV/°C
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -12\text{ V}, V_{GS} = 0\text{ V}$	$T_J = 25^\circ\text{C}$		-1.0	$\mu\text{A}$
			$T_J = 85^\circ\text{C}$		-10	
Gate-to-Source Leakage Current	$I_{GSS}$	$V_{DS} = 0\text{ V}, V_{GS} = \pm 8.0\text{ V}$			$\pm 100$	nA

### ON CHARACTERISTICS (Note 5)

Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = -250\text{ }\mu\text{A}$	-0.35	-0.6	-0.8	V
Gate Threshold Temperature Coefficient	$V_{GS(TH)}/T_J$			2.4		mV/°C
Drain-to-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = -4.5\text{ V}, I_D = -3.0\text{ A}$		60	90	mΩ
		$V_{GS} = -2.5\text{ V}, I_D = -3.0\text{ A}$		85	120	
		$V_{GS} = -1.8\text{ V}, I_D = -0.7\text{ A}$		110	150	
		$V_{GS} = -1.5\text{ V}, I_D = -0.5\text{ A}$		140	200	
		$V_{GS} = -1.3\text{ V}, I_D = -0.2\text{ A}$		190		
		$V_{GS} = -1.2\text{ V}, I_D = -0.2\text{ A}$		230		
Forward Transconductance	$g_{FS}$	$V_{DS} = -10\text{ V}, I_D = -3.0\text{ A}$		6.0		S

### CHARGES, CAPACITANCES AND GATE RESISTANCE

Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}, V_{DS} = -6.0\text{ V}$		467		pF
Output Capacitance	$C_{OSS}$			125		
Reverse Transfer Capacitance	$C_{RSS}$			79		
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = -4.5\text{ V}, V_{DS} = -6.0\text{ V}, I_D = -3.0\text{ A}$		5.5	8.0	nC
Threshold Gate Charge	$Q_{G(TH)}$			0.3		
Gate-to-Source Charge	$Q_{GS}$			0.8		
Gate-to-Drain Charge	$Q_{GD}$			1.5		
Gate Resistance	$R_G$			12.2		

5. Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .  
 6. Switching characteristics are independent of operating junction temperatures.

## NTLJD2104P

### MOSFET ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
-----------	--------	-----------------	-----	-----	-----	------

#### SWITCHING CHARACTERISTICS (Note 6)

Turn-On Delay Time	$t_{d(ON)}$	$V_{GS} = -4.5\text{ V}, V_{DD} = -6.0\text{ V},$ $I_D = -3.0\text{ A}, R_G = 2.0\ \Omega$		6.6		ns
Rise Time	$t_r$			12.3		
Turn-Off Delay Time	$t_{d(OFF)}$			14		
Fall Time	$t_f$			16.2		

#### DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Recovery Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -1.0 A	T <sub>J</sub> = 25°C		-0.7	-1.0	V
			T <sub>J</sub> = 85°C		-0.65		
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dI <sub>SD</sub> /dt = 100 A/μs, I <sub>S</sub> = -1.0 A		23	45	ns	
Charge Time	t <sub>a</sub>			8.0			
Discharge Time	t <sub>b</sub>			15			
Reverse Recovery Time	Q <sub>RR</sub>			10	20	nC	

5. Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

6. Switching characteristics are independent of operating junction temperatures.

### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTLJD2104PTBG	WDFN6 (Pb-Free)	3000 / Tape & Reel
NTLJD2104PTAG	WDFN6 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## NTLJD2104P

### TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

## NTLJD2104P

### TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Threshold Voltage




Figure 12. Single Pulse Maximum Power Dissipation

## NTLJD2104P

### TYPICAL CHARACTERISTICS




Figure 13. Maximum Rated Forward Biased Safe Operating Area





Figure 14. FET Thermal Response

## NTLJD2104P

### PACKAGE DIMENSIONS

**WDFN6 2x2**  
CASE 506AN-01  
ISSUE C




#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.70	0.80
A1	0.00	0.05
A3	0.20 REF	
b	0.25	0.35
D	2.00 BSC	
D2	0.57	0.77
E	2.00 BSC	
E2	0.90	1.10
e	0.65 BSC	
K	0.25 REF	
L	0.20	0.30
J	0.15 REF	

#### SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

##### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free  
USA/Canada

Europe, Middle East and Africa Technical Support:  
Phone: 421 33 790 2910

Japan Customer Focus Center  
Phone: 81-3-5773-3850

ON Semiconductor Website: [www.onsemi.com](http://www.onsemi.com)

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local  
Sales Representative

NTLJD2104P/D