



# FDD4685\_F085

## P-Channel PowerTrench<sup>®</sup> MOSFET


-40 V, -32 A, 35 mΩ

### Features

- Typical  $R_{DS(on)}$  = 23 mΩ at  $V_{GS} = -10V$ ,  $I_D = -8.4 A$
- Typical  $R_{DS(on)}$  = 30 mΩ at  $V_{GS} = -4.5V$ ,  $I_D = -7 A$
- Typical  $Q_g(tot)$  = 19 nC at  $V_{GS} = -5V$ ,  $I_D = -8.4 A$
- UIS Capability
- RoHS Compliant
- Qualified to AEC Q101

### Applications

- Inverter
- Power Supplies



For current package drawing, please refer to the Fairchild website at <http://www.fairchildsemi.com/package-drawings/TO2052A03.pdf>.

### MOSFET Maximum Ratings $T_J = 25^\circ C$ unless otherwise noted.

| Symbol          | Parameter  | Ratings      | Units         |
|-----------------|--|--------------|---------------|
| $V_{DSS}$       | Drain-to-Source Voltage  | -40          | V             |
| $V_{GS}$        | Gate-to-Source Voltage   | ±20          | V             |
| $I_D$           | Drain Current - Continuous ( $T_C < 90^\circ C$ , $V_{GS}=10$ ) (Note 1) | -32          | A             |
|                 | Pulsed Drain Current   | See Figure 4 |               |
| $E_{AS}$        | Single Pulse Avalanche Energy (Note 2)                                   | 121          | mJ            |
| $P_D$           | Power Dissipation  | 83           | W             |
|                 | Derate Above $25^\circ C$  | 0.56         | W/ $^\circ C$ |
| $T_J, T_{STG}$  | Operating and Storage Temperature  | -55 to + 175 | $^\circ C$    |
| $R_{\theta JC}$ | Thermal Resistance, Junction to Case                                     | 1.8          | $^\circ C/W$  |
| $R_{\theta JA}$ | Maximum Thermal Resistance, Junction to Ambient (Note 3)                 | 40           | $^\circ C/W$  |

### Package Marking and Ordering Information

| Device Marking | Device       | Package       | Reel Size | Tape Width | Quantity  |
|----------------|--------------|---------------|-----------|------------|-----------|
| FDD4685        | FDD4685_F085 | D-PAK(TO-252) | 13"       | 12mm       | 2500units |

#### Notes:

1. Current is limited by bondwire configuration.
2. Starting  $T_J = 25^\circ C$ ,  $L = 3mH$ ,  $I_{AS} = 9A$ ,  $V_{DD} = 40V$  during inductor charging and  $V_{DD} = 0V$  during time in avalanche.
3.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in<sup>2</sup> pad of 2oz copper.
4. A suffix as "...F085P" has been temporarily introduced in order to manage a double source strategy as Fairchild has officially announced in Aug 2014.

## Electrical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted.

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|--------|-----------|-----------------|------|------|------|-------|
|--------|-----------|-----------------|------|------|------|-------|

### Off Characteristics

|                                      |   |  |     |     |           |                      |
|--------------------------------------|---|--|-----|-----|-----------|----------------------|
| $B_{VDSS}$                           | Drain-to-Source Breakdown Voltage         | $I_D = -250\mu\text{A}, V_{GS} = 0\text{V}$                | -40 | -   | -         | V                    |
| $\frac{\Delta B_{VDSS}}{\Delta T_J}$ | Breakdown Voltage Temperature Coefficient | $I_D = -250\mu\text{A}$ , referenced to $25^\circ\text{C}$ | -   | -33 | -         | mV/ $^\circ\text{C}$ |
| $I_{DSS}$                            | Drain-to-Source Leakage Current           | $V_{DS} = -32\text{V}$                                     | -   | -   | -1        | $\mu\text{A}$        |
| $I_{GSS}$                            | Gate-to-Source Leakage Current            | $V_{GS} = \pm 20\text{V}$                                  | -   | -   | $\pm 100$ | nA                   |

### On Characteristics

|  |  |   |    |      |    |                      |
|--|--|---|----|------|----|----------------------|
| $V_{GS(th)}$                           | Gate to Source Threshold Voltage                         | $V_{GS} = V_{DS}, I_D = -250\mu\text{A}$                            | -1 | -1.6 | -3 | V                    |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate to Source Threshold Voltage Temperature Coefficient | $I_D = -250\mu\text{A}$ , referenced to $25^\circ\text{C}$          | -  | 4.9  | -  | mV/ $^\circ\text{C}$ |
| $R_{DS(on)}$                           | Drain to Source On Resistance                            | $I_D = -8.4\text{A}, V_{GS} = -10\text{V}$                          | -  | 23   | 27 | m $\Omega$           |
|  |  | $I_D = -7\text{A}, V_{GS} = -4.5\text{V}$                           | -  | 30   | 35 |                      |
|  |  | $I_D = -8.4\text{A}, V_{GS} = -10\text{V}, T_J = 150^\circ\text{C}$ | -  | 38   | 45 |                      |
| $g_{FS}$                               | Forward Transconductance                                 | $I_D = -8.4\text{A}, V_{DS} = -5\text{V}$                           | -  | 23   | -  | s                    |

### Dynamic Characteristics

|              |                               |  |   |      |      |          |
|--------------|-------------------------------|--|---|------|------|----------|
| $C_{iss}$    | Input Capacitance             | $V_{DS} = -20\text{V}, V_{GS} = 0\text{V},$<br>$f = 1\text{MHz}$     | - | 1790 | 2380 | pF       |
| $C_{oss}$    | Output Capacitance            |  | - | 260  | 345  | pF       |
| $C_{rss}$    | Reverse Transfer Capacitance  |  | - | 140  | 205  | pF       |
| $R_g$        | Gate Resistance               | $f = 1\text{MHz}$  | - | 4    | -    | $\Omega$ |
| $Q_{g(ToT)}$ | Total Gate Charge             | $V_{DD} = -20\text{V}, V_{GS} = -5\text{V},$<br>$I_D = -8.4\text{A}$ | - | 19   | 27   | nC       |
| $Q_{gs}$     | Gate-to-Source Gate Charge    |  | - | 5.6  | -    | nC       |
| $Q_{gd}$     | Gate-to-Drain "Miller" Charge |  | - | 6.1  | -    | nC       |

### Switching Characteristics

|              |                |  |   |    |    |    |
|--------------|----------------|--|---|----|----|----|
| $t_{d(on)}$  | Turn-On Delay  | $V_{DD} = -20\text{V}, I_D = -8.4\text{A},$<br>$V_{GS} = -10\text{V}, R_{GEN} = 6\Omega$ | - | 8  | 16 | ns |
| $t_r$        | Rise Time      |  | - | 15 | 27 | ns |
| $t_{d(off)}$ | Turn-Off Delay |  | - | 34 | 55 | ns |
| $t_f$        | Fall Time      |  | - | 14 | 26 | ns |

### Drain-Source Diode Characteristics

|          |                               |   |   |       |      |    |
|----------|-------------------------------|---|---|-------|------|----|
| $V_{SD}$ | Source-to-Drain Diode Voltage | $I_{SD} = -8.4\text{A}, V_{GS} = 0\text{V}$                   | - | -0.85 | -1.2 | V  |
| $t_{rr}$ | Reverse-Recovery Time         | $I_{SD} = -8.4\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$ | - | 30    | 45   | ns |
| $Q_{rr}$ | Reverse-Recovery Charge       |   | - | 31    | 47   | nC |

## Typical Characteristics




Figure 1. Normalized Power Dissipation vs. Case Temperature




Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

### Typical Characteristics





Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515  
 Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On-Resistance Variation vs. Gate to Source Voltage




Figure 10. Normalized Drain to Source On-Resistance vs. Junction Temperature

### Typical Characteristics




Figure 11. Normalized Gate Threshold Voltage vs. Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 13. Capacitance vs. Drain to Source Voltage







Figure 14. Gate charge vs. Gate to Source Voltage



NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED CORNERS OR EDGE PROTRUSION.
- E) TRIMMED METAL CENTER LEAD IS PRESENT ON FOR NON-DIODE PRODUCTS
- F) DIMENSIONS ARE EXCLUSIVE OF BURS, MOLD FLASH AND TIE BAR EXTRUSIONS.
- G) LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.
- H) DRAWING NUMBER AND REVISION: MKT-TO252A03REV11





**TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- AccuPower™
- AttitudeEngine™
- Awinda®
- AX-CAP®\*
- BitSiC™
- Build it Now™
- CorePLUS™
- CorePOWER™
- CROSSVOL™
- CTL™
- Current Transfer Logic™
- DEUXPEED®
- Dual Cool™
- EcoSPARK®
- EfficientMax™
- ESBC™
- F**™
- Fairchild®
- Fairchild Semiconductor®
- FACT Quiet Series™
- FACT®
- FastvCore™
- FETBench™
- FPS™
- F-PFS™
- FRFET®
- Global Power Resource<sup>SM</sup>
- GreenBridge™
- Green FPS™
- Green FPS™ e-Series™
- Gmax™
- GTO™
- IntelliMAX™
- ISOPLANAR™
- Making Small Speakers Sound Louder and Better™
- MegaBuck™
- MICROCOUPLER™
- MicroFET™
- MicroPak™
- MicroPak2™
- MillerDrive™
- MotionMax™
- MotionGrid®
- MTi®
- MTx®
- MVN®
- mWSaver®
- OptoHiT™
- OPTOLOGIC®
- OPTOPLANAR®
- ®
- Power Supply WebDesigner™
- PowerTrench®
- PowerXS™
- Programmable Active Droop™
- QFET®
- QS™
- Quiet Series™
- RapidConfigure™
- ™
- Saving our world, 1mW/W/kW at a time™
- SignalWise™
- SmartMax™
- SMART START™
- Solutions for Your Success™
- SPM®
- STEALTH™
- SuperFET®
- SuperSOT™-3
- SuperSOT™-6
- SuperSOT™-8
- SupreMOS®
- SyncFET™
- Sync-Lock™
- ®
- TinyBoost®
- TinyBuck®
- TinyCalc™
- TinyLogic®
- TINYOPTO™
- TinyPower™
- TinyPWM™
- TinyWire™
- TranSiC™
- TriFault Detect™
- TRUECURRENT®\*
- μSerDes™
- ™
- UHC®
- Ultra FRFET™
- UniFET™
- VcX™
- VisualMax™
- VoltagePlus™
- XS™
- Xsens™
- 仙童®

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

**DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT [HTTP://WWW.FAIRCHILDSEMI.COM](http://www.fairchildsemi.com). FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**AUTHORIZED USE**

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

**ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

**PRODUCT STATUS DEFINITIONS**

**Definition of Terms**

| Datasheet Identification | Product Status        | Definition  |
|--------------------------|-----------------------|---|
| Advance Information      | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.   |
| Preliminary              | First Production      | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production       | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.   |
| Obsolete                 | Not In Production     | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.  |

Rev. I77