

## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Advanced Linear Devices Inc.](#)  
[ALD1722GPAL](#)

For any questions, you can email us directly:

[sales@integrated-circuit.com](mailto:sales@integrated-circuit.com)

ADVANCED  
LINEAR  
DEVICES, INC.

ALD1722/ALD1722G

## PRECISION LOW POWER CMOS OPERATIONAL AMPLIFIER

## GENERAL DESCRIPTION

The ALD1722/ALD1722G is a monolithic precision low power CMOS operational amplifier intended for a broad range of precision applications requiring extremely low input signal power. Input signal power is the product of input offset voltage and input bias current, which represents the minimum required power draw from the signal source in order to drive the input of the operational amplifier. Input signal power is also a figure of merit in source loading and its associated error, and is a measure of the basic signal resolution possible through the operational amplifier for a given signal source. For certain types of signal sources, signal loading directly translates into a significant distortion or "interface noise equivalent" term.

The ALD1722/ALD1722G is designed to set a new standard in low input signal power requirements. The typical input loading at its input is 0.03 mV offset voltage and 0.01 pA input bias current at 25°C, resulting in 0.0003 fW input signal power draw. This input characteristic virtually eliminates any loading effects on most types of signal sources, offering unparalleled accuracy and signal integrity and fidelity. Obviously, for capacitive and high sensitivity, high impedance signal sources, the ALD1722/ALD1722G is ideally suited. It is readily suited for +5V single supply (or ±2V to ±5V) systems, with low operating power dissipation, a traditional strength of CMOS technology. It is offered with industry standard pin configuration of μA741 and ICL7611 types.

The ALD1722/ALD1722G can operate with rail to rail large signal input and output voltages with relatively high slew rate. The input voltage can be equal to or exceed the positive and negative supply voltages while the output voltage can swing close to these supply voltage rails. This feature significantly reduces the supply overhead voltage required to operate the operational amplifier and allows numerous analog serial stages to operate in a low power supply environment. Circuits may operate off the same power supply or battery. This device also features rail-to-rail input and output voltage ranges, tolerance to over-voltage input spikes of 300mV beyond supply rails, high open loop voltage gain, useful bandwidth of 1.5 MHz, slew rate of 2.1 V/μs, and low supply current of 0.8mA. Finally, the output stage can typically drive up to 400pF capacitive loads in the unity gain mode and up to 4000 pF capacitive load at a gain of 5.

These features make the ALD1722/ALD1722G a versatile, high precision operational amplifier that is user friendly and easy to use with virtually no source loading and zero input-loading induced source errors. Additionally, robust design and rigorous screening make this device especially suitable for operation in temperature-extreme environments and rugged conditions.

## ORDERING INFORMATION ("L" suffix denotes lead-free (RoHS))

Operating Temperature Range		
0°C to +70°C	0°C to +70°C	-55°C to +125°C
8-Pin Small Outline Package (SOIC)	8-Pin Plastic Dip Package	8-Pin CERDIP Package
ALD1722SAL	ALD1722PAL	ALD1722DA
ALD1722GSAL	ALD1722GPAL	ALD1722GDA

\* Contact factory for leaded (non-RoHS) or high temperature versions.


## FEATURES &amp; BENEFITS

- Lead Free - RoHS compatible
- Robust high-temperature operation
- Industry standard pinout
- Rail-to-rail input/output
- Extremely low input signal power
- Input bias current of 0.01pA and input offset voltage of 25μV
- No external components
- No internal chopper clocking noise
- No chopper dynamic power dissipation
- Simple and cost effective
- Small package size
- Drive up to 4000pF load capacitance
- Low power
- Suitable for rugged, temperature-extreme environments

## APPLICATIONS

- Precision cable driver
- Sensor interface circuits
- Unity gain buffer amplifier
- Precision analog cable driver
- Transducer biasing circuits
- Capacitive and charge integration circuits
- Biochemical probe interface
- Signal conditioning
- Portable instruments
- High source impedance electrode amplifiers
- Precision Sample and Hold amplifiers
- Precision current to voltage converter
- Error correction circuits
- Sensor compensation circuits
- Precision gain amplifiers
- System output level shifter

## PIN CONFIGURATION



### ABSOLUTE MAXIMUM RATINGS

Supply voltage, V+	10.6V
Differential input voltage range	-0.3V to V+ +0.3V
Power dissipation	600 mW
Operating temperature range	0°C to +70°C
SAL, PAL packages	-55°C to +125°C
DA package	-65°C to +150°C
Storage temperature range	-65°C to +150°C
Lead temperature, 10 seconds	+260°C

**CAUTION:** ESD Sensitive Device. Use static control procedures in ESD controlled environment.

### OPERATING ELECTRICAL CHARACTERISTICS

TA = 25°C VS = ±2.5V unless otherwise specified

Parameter	Symbol	1722			1722G			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Supply Voltage	VS V+	±2.0 4.0		±5.0 10.0	±2.0 4.0		±5.0 10.0	V V	Single Supply
Input Offset Voltage	V <sub>OS</sub>		25	90		80	400	µV	R <sub>S</sub> ≤ 100KΩ
Input Offset Current	I <sub>OS</sub>		0.01	10 280		0.01	10 280	pA pA	TA = 25°C 0°C ≤ TA ≤ +70°C
Input Bias Current	I <sub>B</sub>		0.01	10 280		0.01	10 280	pA pA	TA = 25°C 0°C ≤ TA ≤ +70°C
Input Voltage Range	V <sub>IR</sub>	-0.3 -2.8		+5.3 +2.8	-0.3 -2.8		+5.3 +2.8	V V	V <sup>+</sup> = +5V V <sub>S</sub> = ±2.5V
Input Resistance	R <sub>IN</sub>		10 <sup>14</sup>			10 <sup>14</sup>		Ω	
Input Offset Voltage Drift	TCVOS		4			7		µV/°C	R <sub>S</sub> ≤ 100KΩ
Power Supply Rejection Ratio	PSRR		85			85		dB	R <sub>S</sub> ≤ 100KΩ
Common Mode Rejection Ratio	CMRR		97			97		dB	R <sub>S</sub> ≤ 100KΩ
Large Signal Voltage Gain	A <sub>V</sub>	50	250 500		50	250 500		V/mV V/mV	R <sub>L</sub> = 10KΩ R <sub>L</sub> ≥ 1MΩ
Output Voltage Range	V <sub>O</sub> low V <sub>O</sub> high	4.99	0.002 4.998	0.01	4.99	0.002 4.998	0.01	V V	R <sub>L</sub> = 1MΩ V <sup>+</sup> = 5V 0°C ≤ TA ≤ +70°C
	V <sub>O</sub> low V <sub>O</sub> high	2.35	-2.44 2.44	-2.35	2.35	-2.44 2.44	-2.35	V V	R <sub>L</sub> = 10KΩ 0°C ≤ TA ≤ +70°C
Output Short Circuit Current	I <sub>SC</sub>		8			8		mA	
Supply Current	I <sub>S</sub>		0.8	1.5		0.8	1.5	mA	V <sub>IN</sub> = 0V No Load
Power Dissipation	P <sub>D</sub>		4.0	7.5		4.0	7.5	mW	V <sub>S</sub> = ±2.5V
Input Capacitance	C <sub>IN</sub>		1			1		pF	
Maximum Load Capacitance	C <sub>L</sub>		400 4000			400 4000		pF pF	Gain = 1 Gain = 5
Input Noise Voltage	e <sub>n</sub>		26			26		nV/√Hz	f = 1KHz
Input Current Noise	i <sub>n</sub>		0.6			0.6		fA/√Hz	f = 10Hz

### OPERATING ELECTRICAL CHARACTERISTICS (cont'd)

$T_A = 25^\circ\text{C}$   $V_S = \pm 2.5\text{V}$  unless otherwise specified (cont'd)

Parameter	Symbol	1722			1722G			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Bandwidth	$B_W$	1.0	1.5		1.0	1.5		MHz	
Slew Rate	$S_R$	1.4	2.1		1.4	2.1		$\text{V}/\mu\text{s}$	$A_V = +1$ $R_L = 10\text{K}\Omega$
Rise time	$t_r$		0.2			0.2		$\mu\text{s}$	$R_L = 10\text{K}\Omega$
Overshoot Factor			10			10		%	$R_L = 10\text{K}\Omega$ , $C_L = 100\text{pF}$
Settling Time	$t_S$		8.0 3.0			8.0 3.0		$\mu\text{s}$ $\mu\text{s}$	0.01% 0.1% $A_V = -1$ , $R_L = 5\text{K}\Omega$ $C_L = 50\text{pF}$

$T_A = 25^\circ\text{C}$   $V_S = \pm 5.0\text{V}$  unless otherwise specified

Parameter	Symbol	1722			1722G			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Power Supply Rejection Ratio	PSRR		85			85		dB	$R_S \leq 100\text{K}\Omega$
Common Mode Rejection Ratio	CMRR		97			97		dB	$R_S \leq 100\text{K}\Omega$
Large Signal Voltage Gain	$A_V$		250			250		$\text{V}/\text{mV}$	$R_L = 10\text{K}\Omega$
Output Voltage Range	$V_O$ low $V_O$ high	4.80	-4.90 4.93	-4.80	4.80	-4.90 4.93	-4.80	V	$R_L = 10\text{K}\Omega$
Bandwidth	$B_W$		1.7			1.7		MHz	
Slew Rate	$S_R$		2.8			2.8		$\text{V}/\mu\text{s}$	$A_V = +1$ , $C_L = 50\text{pF}$

$V_S = \pm 2.5\text{V}$   $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  unless otherwise specified





Parameter	Symbol	1722			1722G			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Input Offset Voltage	$V_{OS}$		0.5	2.0		0.7	3.5	$\text{mV}$	$R_S \leq 100\text{K}\Omega$
Input Offset Current	$I_{OS}$			2.0			2.0	$\text{nA}$	
Input Bias Current	$I_B$			2.0			2.0	$\text{nA}$	
Power Supply Rejection Ratio	PSRR		85			85		dB	$R_S \leq 100\text{K}\Omega$
Common Mode Rejection Ratio	CMRR		97			97		dB	$R_S \leq 100\text{K}\Omega$
Large Signal Voltage Gain	$A_V$	10	25		10	25		$\text{V}/\text{mV}$	$R_L \leq 10\text{K}\Omega$
Output Voltage Range	$V_O$ low $V_O$ high	2.30	-2.40 2.40	-2.30	2.30	-2.40 2.40	-2.30	V V	$R_L \leq 10\text{K}\Omega$

### Design & Operating Notes:






1. The ALD1722/ALD1722G CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. In a conventional CMOS operational amplifier design, compensation is achieved with a pole splitting capacitor together with a nulling resistor. This method is, however, very bias dependent and thus cannot accommodate the large range of supply voltage operation as is required from a stand alone CMOS operational amplifier. The ALD1722/ALD1722G is internally compensated for unity gain stability using a novel scheme that does not use a nulling resistor. This scheme produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency. A unity gain buffer using the ALD1722/ALD1722G will typically drive 400pF of external load capacitance without stability problems. In the inverting unity gain configuration, it can drive up to 800pF of load capacitance. Compared to other CMOS operational amplifiers, the ALD1722/ALD1722G has shown itself to be more resistant to parasitic oscillations.
2. The ALD1722/ALD1722G has complementary p-channel and n-channel input differential stages connected in parallel to accomplish rail to rail input common mode voltage range. This means that with the ranges of common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5V above the negative supply voltage. Since offset voltage trimming on the ALD1722/ALD1722G is made when the input voltage is symmetrical to the supply voltages, this internal switching does not affect a large variety of applications such as an inverting amplifier or non-inverting amplifier with a gain larger than 2.5 (5V operation), where the common mode voltage does not make excursions below this switching point. The user should however, be aware that this switching does take place if the operational amplifier is connected as a unity gain buffer and should make provision in his design to allow for input offset voltage variations.

3. The input bias and offset currents are essentially input protection diode reverse bias leakage currents, and are typically less than 1pA at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. Normally, this extremely high input impedance of greater than  $10^{14}\Omega$  would not be a problem as the source impedance would limit the node impedance. However, for applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.
4. The output stage consists of class AB complementary output drivers, capable of driving a low resistance load. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor. When connected in the voltage follower configuration, the oscillation resistant feature, combined with the rail to rail input and output feature, makes an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks.
5. ALD1722/ALD1722G operational amplifier has been designed to provide full static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields that may degrade a diode junction, causing increased input leakage currents. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages to not exceed 0.3V of the power supply voltage levels.
6. The ALD1722/ALD1722G has an internal design architecture that provides robust high temperature operation. Contact factory for custom screening versions.

### TYPICAL PERFORMANCE CHARACTERISTICS




**TYPICAL PERFORMANCE CHARACTERISTICS (cont'd)**




## TYPICAL APPLICATIONS

### RAIL TO RAIL VOLTAGE FOLLOWER/BUFFER




### RAIL-TO-RAIL WAVEFORM




**Performance waveforms.**  
 Upper trace is the output of a Wien Bridge Oscillator. Lower trace is the output of Rail-to-rail voltage follower.


### LOW OFFSET SUMMING AMPLIFIER




### PHOTO DETECTOR CURRENT TO VOLTAGE CONVERTER



### WIEN BRIDGE OSCILLATOR (RAIL-TO -RAIL) SINE WAVE GENERATOR




### RAIL-TO-RAIL VOLTAGE COMPARATOR




### SOIC-8 PACKAGE DRAWING

8 Pin Plastic SOIC Package





Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	1.35	1.75	0.053	0.069
A <sub>1</sub>	0.10	0.25	0.004	0.010
b	0.35	0.45	0.014	0.018
C	0.18	0.25	0.007	0.010
D-8	4.69	5.00	0.185	0.196
E	3.50	4.05	0.140	0.160
e	1.27 BSC		0.050 BSC	
H	5.70	6.30	0.224	0.248
L	0.60	0.937	0.024	0.037
Ø	0°	8°	0°	8°
S	0.25	0.50	0.010	0.020




**PDIP-8 PACKAGE DRAWING**

**8 Pin Plastic DIP Package**




Dim	Millimeters		Inches	
	Min	Max	Min	Max
<b>A</b>	3.81	5.08	0.105	0.200
<b>A<sub>1</sub></b>	0.38	1.27	0.015	0.050
<b>A<sub>2</sub></b>	1.27	2.03	0.050	0.080
<b>b</b>	0.89	1.65	0.035	0.065
<b>b<sub>1</sub></b>	0.38	0.51	0.015	0.020
<b>c</b>	0.20	0.30	0.008	0.012
<b>D-8</b>	9.40	11.68	0.370	0.460
<b>E</b>	5.59	7.11	0.220	0.280
<b>E<sub>1</sub></b>	7.62	8.26	0.300	0.325
<b>e</b>	2.29	2.79	0.090	0.110
<b>e<sub>1</sub></b>	7.37	7.87	0.290	0.310
<b>L</b>	2.79	3.81	0.110	0.150
<b>S-8</b>	1.02	2.03	0.040	0.080
<b>Ø</b>	0°	15°	0°	15°



### CERDIP-8 PACKAGE DRAWING

8 Pin CERDIP Package



Dim	Millimeters		Inches	
	Min	Max	Min	Max
<b>A</b>	3.55	5.08	0.140	0.200
<b>A<sub>1</sub></b>	1.27	2.16	0.050	0.085
<b>b</b>	0.97	1.65	0.038	0.065
<b>b<sub>1</sub></b>	0.36	0.58	0.014	0.023
<b>C</b>	0.20	0.38	0.008	0.015
<b>D-8</b>	--	10.29	--	0.405
<b>E</b>	5.59	7.87	0.220	0.310
<b>E<sub>1</sub></b>	7.73	8.26	0.290	0.325
<b>e</b>	2.54 BSC		0.100 BSC	
<b>e<sub>1</sub></b>	7.62 BSC		0.300 BSC	
<b>L</b>	3.81	5.08	0.150	0.200
<b>L<sub>1</sub></b>	3.18	--	0.125	--
<b>L<sub>2</sub></b>	0.38	1.78	0.015	0.070
<b>S</b>	--	2.49	--	0.098
<b>Ø</b>	0°	15°	0°	15°