

## Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Pericom Semiconductor Corp.](#)  
[PI74LPT16373AV](#)

For any questions, you can email us directly:  
[sales@integrated-circuit.com](mailto:sales@integrated-circuit.com)



## PI74LPT16373

### Fast CMOS 3.3V 16-Bit Transparent Latch

#### Product Features

- Compatible with LCX™ and LVT™ families of products
- Supports 5V Tolerant Mixed Signal Mode Operation
  - Input can be 3V or 5V
  - Output can be 3V or connected to 5V bus
- Advanced Low Power CMOS Operation
- Excellent output drive capability:  
Balanced drives (24 mA sink and source)
- Pin compatible with industry standard double-density pinouts
- Low ground bounce outputs
- Hysteresis on all inputs
- Industrial operating temperature range: -40°C to +85°C
- Multiple center pins and distributed Vcc/GND pins minimize switching noise
- Packages available:
  - 48-pin 240 mil wide thin plastic TSSOP (A)
  - 48-pin 300 mil wide plastic SSOP (V)


#### Product Description

Pericom Semiconductor's PI74LPT series of logic circuits are produced in the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades.

The PI74LPT16373 is a 16-bit transparent latch designed with 3-state outputs and are intended for bus oriented applications. The Output Enable and Latch Enable controls are organized to operate as two 8-bit latches or one 16-bit latch. When Latch Enable (LE) is HIGH, the flip-flops appear transparent to the data. The data that meets the set-up time when LE is LOW is latched. When  $\overline{OE}$  is HIGH, the bus output is in the high impedance state.

The PI74LPT16373 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

#### Logic Block Diagram





**PI74LPT16373**  
**3.3V 16-BIT TRANSPARENT LATCH**

### Product Pin Description

Pin Name	Description
$\overline{xOE}$	3-State Output Enable Inputs (Active LOW)
xLE	Latch Enable Inputs (Active HIGH)
xDx	Data Inputs
xOx	3-State Outputs
GND	Ground
Vcc	Power


### Truth Table

Inputs <sup>(1)</sup>			Outputs <sup>(1)</sup>
xDx	xLE	$\overline{xOE}$	xOx
H	H	L	H
L	H	L	L
X	X	H	Z

**Note:**

- H = High Voltage Level, X = Don't Care,  
L = Low Voltage Level, Z = High Impedance

### Product Pin Configuration



### Capacitance (TA = 25°C, f = 1 MHz)

Parameters <sup>(1)</sup>	Description	Test Conditions	Typ	Max.	Units
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
COUT	Output Capacitance	VOUT = 0V	5.5	8	pF

**Note:**

- This parameter is determined by device characterization but is not production tested.



**PI74LPT16373**  
**3.3V 16-BIT TRANSPARENT LATCH**

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-55°C to +125°C
Ambient Temperature with Power Applied .....	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) .....	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) ..	-0.5V to +7.0V
DC Input Voltage .....	-0.5V to +7.0V
DC Output Current .....	120 mA
Power Dissipation .....	1.0W

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC Electrical Characteristics** (Over the Operating Range, TA = -40°C to +85°C, VCC = 2.7V to 3.6V)

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
VIH	Input HIGH Voltage (Input pins)	Guaranteed Logic HIGH Level		2.2	—	5.5	V
	Input HIGH Voltage (I/O pins)			2.0	—	5.5	V
VIL	Input LOW Voltage (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	—	0.8	V
IIH	Input HIGH Current (Input pins)	VCC = Max.	VIN = 5.5V	—	—	±1	µA
	Input HIGH Current (I/O pins)	VCC = Max.	VIN = VCC	—	—	±1	µA
IIL	Input LOW Current (Input pins)	VCC = Max.	VIN = GND	—	—	±1	µA
	Input LOW Current (I/O pins)	VCC = Max.	VIN = GND	—	—	±1	µA
IOZH	High Impedance Output Current (3-State Output pins)	VCC = Max.	VOUT = 5.5V	—	—	±1	µA
		VCC = Max.	VOUT = GND	—	—	±1	µA
VIK	Clamp Diode Voltage	VCC = Min., IIN = -18 mA		—	-0.7	-1.2	V
IODH	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V <sup>(3)</sup>		-36	-60	-110	mA
IODL	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V <sup>(3)</sup>		50	90	200	mA
VOH	Output HIGH Voltage	VCC = Min.	IOH = -0.1 mA	Vcc-0.2	—	—	V
		VIN = VIH or VIL	IOH = -3 mA	2.4	3.0	—	V
		VCC = 3.0V,	IOH = -8 mA	2.4 <sup>(5)</sup>	3.0	—	V
		VIN = VIH or VIL	IOH = -24 mA	2.0	—	—	V
VOL	Output LOW Voltage	VCC = Min.	IOL = 0.1 mA	—	—	0.2	V
		VIN = VIH or VIL	IOL = 16 mA	—	0.2	0.4	V
			IOL = 24 mA	—	0.3	0.5	V
Ios	Short Circuit Current <sup>(4)</sup>	VCC = Max. <sup>(3)</sup> , VOUT = GND		-60	-85	-240	mA
IOFF	Power Down Disable	VCC = 0V, VIN or VOUT ≤ 4.5V		—	—	±100	µA
VH	Input Hysteresis			—	150	—	mV

**Notes:**

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. VOH = Vcc - 0.6V at rated current.



### Power Supply Characteristics

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = GND or V <sub>CC</sub>		0.1	10	μA
ΔI <sub>CC</sub>	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V <sup>(3)</sup>		2.0	30	μA
I <sub>CCD</sub>	Dynamic Power Supply <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open x $\overline{OE}$ = GND xLE = V <sub>CC</sub> One Bit Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		50	75	μA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open f <sub>i</sub> = 10 MHz 50% Duty Cycle x $\overline{OE}$ = GND xLE = V <sub>CC</sub> One Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND		0.6	2.3	mA
		V <sub>CC</sub> = Max., Outputs Open f <sub>i</sub> = 2.5 MHz 50% Duty Cycle x $\overline{OE}$ = GND xLE = V <sub>CC</sub> 16 Bits Toggling	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND		2.1	4.7 <sup>(5)</sup>	

#### Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.
- Per TTL driven input; all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$$

$$I_{CC} = \text{Quiescent Current (I}_{CCL}, I_{CCCH} \text{ and } I_{CCZ})$$

$$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$$

$$D_H = \text{Duty Cycle for TTL Inputs High}$$

$$N_T = \text{Number of TTL Inputs at } D_H$$

$$I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$$

$$f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$$

$$N_{CP} = \text{Number of Clock Inputs at } f_{CP}$$

$$f_i = \text{Input Frequency}$$

$$N_i = \text{Number of Inputs at } f_i$$

All currents are in milliamps and all frequencies are in megahertz.



**PI74LPT16373**  
**3.3V 16-BIT TRANSPARENT LATCH**

**Switching Characteristics over Operating Range<sup>(1)</sup>**

Parameters	Description	Conditions <sup>(2)</sup>	LPT16373		LPT16373A		LPT16373C		Unit
			Com.		Com.		Com.		
			Min <sup>(3)</sup>	Max	Min <sup>(3)</sup>	Max	Min <sup>(3)</sup>	Max	
tPLH tPHL	Propagation Delay xDx to xOx	CL = 50 pF RL = 500Ω	1.5	7.0	1.5	5.2	1.5	4.2	ns
tPLH tPHL	Propagation Delay xLE to xOx		2.0	7.0	2.0	6.5	2.0	5.5	ns
tpZH tpZL	Output Enable Time xOE to xOx		1.5	7.2	1.5	6.5	1.5	5.5	ns
tPHZ tPLZ	Output Disable Time <sup>(4)</sup> xOE to xOx		1.5	7.2	1.5	5.5	1.5	5.0	ns
tsu	Setup Time HIGH or LOW, xDx to xLE		2.0		2.0		2.0		ns
th	Hold Time HIGH or LOW, xDx to xLE		1.5		1.5		1.5		ns
tw	xLE Pulse Width <sup>(4)</sup> HIGH		6.0		5.0		5.0		ns
tsk(o)	Output Skew <sup>(5)</sup>		0.5		0.5		0.5	ns	

**Notes:**

1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, normal range. For Vcc = 2.7V, extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
2. See test circuit and waveforms.
3. Minimum limits are guaranteed but not tested on Propagation Delays.
4. This parameter is guaranteed but not production tested.
5. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.