

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments TPS7A6201QKTTRQ1

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>

# Distributor of Texas Instruments: Excellent Integrated System Limited

Datasheet of TPS7A6201QKTTRQ1 - IC REG LDO ADJ 0.3A DDPAK Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



Product Folder

Sample &

Buy



**TPS7A6201-Q1** 

SLVSAA0C - NOVEMBER 2010 - REVISED JULY 2016

Support &

Community

# TPS7A6201-Q1 300-mA, 40-V, Low-Dropout Regulator With 25-µA Quiescent Current

#### 1 Features

**Texas** 

**INSTRUMENTS** 

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 0: -40°C to 150°C
- **Device HBM ESD Classification Level 2**
- Low Dropout Voltage
- 300 mV at I<sub>OUT</sub> = 150 mA
- 4-V to 40-V Wide Input Voltage Range With up to 45-V Transients
- 300-mA Maximum Output Current
- Ultra-Low Quiescent Current
  - I<sub>OUIESCENT</sub> = 25 µA (Typical) at Light Loads -  $I_{SLFEP} < 2 \mu A$  When EN = Low
- 2.5-V to 7-V Programmable Output Voltage
- Low-ESR Ceramic Output Stability Capacitor
- Integrated Fault Protection
  - Short-Circuit and Overcurrent Protection
  - Thermal Shutdown
- Low Input Voltage Tracking
- Thermally Enhanced Power Package
  - 5-Pin TO-263 (KTT /D2PAK)

## 2 Applications

- **Qualified for Automotive Applications**
- Infotainment Systems With Sleep Mode
- **Body Control Modules**
- Always ON Battery Applications
  - **Gateway Applications**
  - **Remote Keyless Entry Systems**
  - Immobilizers

## 3 Description


The TPS7A6201 device is a low-dropout linear regulator voltage designed for low power consumption and quiescent current less than 25 µA in light-load applications. This device features an integrated over-current protection, and is designed to achieve stable operation even with low-ESR ceramic output capacitors. The output voltage can be programmed using external resistors. The low-voltage tracking feature allows for a smaller input capacitor and can possibly eliminate the need of using a boost converter during cold crank conditions. Because of these features, this device is well suited in power supplies for various automotive applications.

### Device Information<sup>(1)</sup>

_					
PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TPS7A6201-Q1	TO-263 (5)	10.16 mm × 8.42 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Application Schematic**



10 VIN = 14V Cout = 10μF, 47μF  $T_A = 27^{\circ}C$ Vout = 5V. 3.3V ESR of COUT ( $\Omega$ ) 1 Stable Operation Over Entire Region 0 1 0.01 0 1 10 100 300 1 IOUT (mA)

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

### **Typical Regulator Stability**





SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016

TE IN	MENT	s
	MENT	Ś

www.ti.com

Page

Page

**Table of Contents** 

1	Feat	tures 1	
2	Арр	lications1	
3	Des	cription 1	
4	Rev	ision History 2	
5	Pin	Configuration and Functions 3	
6	Spe	cifications 3	
	6.1	Absolute Maximum Ratings 3	
	6.2	ESD Ratings 3	
	6.3	Recommended Operating Conditions 4	
	6.4	Thermal Information 4	
	6.5	Electrical Characteristics 4	
	6.6	Dissipation Ratings 5	
	6.7	Typical Characteristics 6	
7	Deta	ailed Description	
	7.1	Overview	
	7.2	Functional Block Diagram 9	
	7.3	Feature Description	

	7.4	Device Functional Modes	13
8	App	lication and Implementation 1	4
	8.1	Application Information	14
	8.2	Typical Application	14
9	Pow	er Supply Recommendations1	15
10	Lay	out 1	6
	10.1	Layout Guidelines	16
	10.2	Layout Example	16
	10.3	Power Dissipation and Thermal Considerations ?	16
11	Dev	ice and Documentation Support 1	9
	11.1	Receiving Notification of Documentation Updates	19
	11.2	Community Resources	19
	11.3	Trademarks	19
	11.4	Electrostatic Discharge Caution	19
	11.5	Glossary	19
12		hanical, Packaging, and Orderable mation 1	19

### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes	from	Revision	в	(March	2012	) to	Revision	С
onunges		1101131011	-	(10101 011	2012	,	110 131011	<b>U</b>

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	. 1
•	Removed Ordering Information table, see POA at the end of the data sheet	. 1
•	Changed Thermal Information table	. 4

#### Changes from Revision A (December 2011) to Revision B


Added value to test conditions field in Regulated Output Voltage 6.1 (I<sub>OUT</sub> = 10 mA to 300 mA, V<sub>IN</sub>= V<sub>OUT</sub> + 1 V to 16 V) . 4



TPS7A6201-Q1

SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016

#### **Pin Configuration and Functions** 5



#### **Pin Functions**

PIN I/O DESCRIPTION	DESCRIPTION		
NO.	NAME	1/0	DESCRIPTION
1 VIN I connected between VIN pin and GND pin to dampen input line transients.		Input voltage pin: The unregulated input voltage is supplied to this pin. A bypass capacitor shall be connected between VIN pin and GND pin to dampen input line transients.	
2 EN I Enable pin: This is a high voltage tolerant input pin with an internal pulldown. A high input to this activates the device and turns the regulator ON. This input can be connected to VIN terminal for bias applications. If this pin is not connected, the device stays disabled.		Enable pin: This is a high voltage tolerant input pin with an internal pulldown. A high input to this pin activates the device and turns the regulator ON. This input can be connected to VIN terminal for self bias applications. If this pin is not connected, the device stays disabled.	
3	GND	I/O	Ground pin: This is signal ground pin of the IC.
4	FB	Ι	Feedback pin: This pin is used to connect external resistors to ground to program the output voltage.
5	VOUT	0	Regulated output voltage pin: This is a regulated output voltage pin with a limitation on maximum output current. An external resistor divider is connected at this pin to program the output voltage. To achieve stable operation and prevent oscillation, an external output capacitor ( $C_{OUT}$ ) with low ESR shall be connected between this pin and GND pin.

#### **Specifications** 6

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub> , V <sub>EN</sub>	Unregulated inputs <sup>(2)</sup>	-0.3	45	V
V <sub>OUT</sub>	Regulated output		7	V
V <sub>FB</sub>	Feedback voltage	-0.3	7	V
T <sub>OP</sub>	Operating ambient temperature	-40	125	°C
T <sub>LEAD</sub>	Lead temperature (soldering, 10 s)		260	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to GND.

Absolute maximum voltage for duration less than 480 ms. (2)

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)(2)</sup>	±2000	V

(1)

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Tested in accordance with JEDEC Standard 22, Test Method A114-A (100-pF capacitor discharged through a 1.5-kΩ resistor into each (2)pin).

Copyright © 2010–2016, Texas Instruments Incorporated

3



SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016



www.ti.com

#### 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{\text{IN}}, V_{\text{EN}}$	Unregulated input voltage	4	40	V
TJ	Operating junction temperature	-40	150	°C

### 6.4 Thermal Information

			TPS7A6201-Q1	
	THERMAL MET	RIC <sup>(1)</sup>	KTT (TO-263)	UNIT
			5 PINS	
Р	Junction-to-ambient thermal resistance	High-K <sup>(2)</sup>	30.2	°C/W
$R_{ hetaJA}$	Junction-to-ambient thermai resistance	Low-K <sup>(3)</sup>	34.4	°C/w
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	38.9	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	7.4	°C/W	
ΨJT	Junction-to-top characterization parameter		3.8	°C/W
ΨЈВ	Junction-to-board characterization paramet	7.4	°C/W	
R <sub>0JC(bot)</sub>	ReJC(bot) Junction-to-case (bottom) thermal resistance			°C/W
$\theta_{JP}$	Thermal impedance junction to exposed pa	ad KTT (D2PAK) package	10.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The thermal data is based on JEDEC standard high K profile – JESD 51-5. The copper pad is soldered to the thermal land pattern. Also correct attachment procedure must be incorporated.

(3) The thermal data is based on JEDEC standard low K profile – JESD 51-3. The copper pad is soldered to the thermal land pattern. Also correct attachment procedure must be incorporated.

### 6.5 Electrical Characteristics

 $V_{IN} = 14 \text{ V}, T_{J} = -40^{\circ}\text{C}$  to 150°C (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTA	GE (VIN PIN)					
V <sub>IN</sub>	Input voltage		4		40	V
IQUIESCENT	Quiescent current	$V_{IN} = 8.2 \text{ V to } 18 \text{ V}, V_{EN} = 5 \text{ V},$ $I_{OUT} = 0.01 \text{ mA to } 0.75 \text{ mA}$		25	40	μA
I <sub>SLEEP</sub>	Sleep/shutdown current	$V_{IN}$ = 8.2 V to 18 V, $V_{EN}$ < 0.8 V, I <sub>OUT</sub> = 0 mA (no load), T <sub>A</sub> = 125°C			3	μA
V <sub>IN-UVLO</sub>	Undervoltage lockout voltage	Ramp $V_{IN}$ down until output is turned OFF		3.16		V
VIN(POWERUP)	Power-up voltage	Ramp $V_{IN}$ up until output is turned ON		3.45		V
ENABLE INPU	JT (EN PIN)					
V <sub>IL</sub>	Logic input low level		0		0.8	V
V <sub>IH</sub>	Logic input high level		2.5		40	V
REGULATED	OUTPUT VOLTAGE (VOL	JT PIN)				
V <sub>REF</sub>	Internal Reference Voltage	$I_{OUT}$ = 10 mA to 300 mA, $V_{IN}$ = $V_{OUT}$ + 1 V to 16 V	-2%		2%	
		$V_{IN} = 6 V$ to 28 V, $I_{OUT} = 10 \text{ mA}$ , $V_{OUT} = 7 V$			15	
$\Delta V_{\text{LINE-REG}}$	Line regulation	$[V_{IN} = 6 \text{ V to } 28 \text{ V}, I_{OUT} = 10 \text{ mA}, V_{OUT} = 3.3 \text{ V}]^{(1)}$			20	mV
		$I_{OUT} = 10 \text{ mA to } 300 \text{ mA}, V_{IN} = 14 \text{ V}, V_{OUT} = 7 \text{ V}$			25	
$\Delta V_{LOAD-REG}$	Load regulation	$[I_{OUT} = 10 \text{ mA to } 300 \text{ mA}, V_{IN} = 14 \text{ V}, V_{OUT} = 3.3 \text{ V}]^{(1)}$			35	mV
V (2)	Dropout voltage	I <sub>OUT</sub> = 250 mA			500	
V <sub>DROPOUT</sub> <sup>(2)</sup>	(V <sub>IN</sub> – V <sub>OUT</sub> )	I <sub>OUT</sub> = 150 mA			300	mV
$R_{SW}^{(1)}$	Switch resistance	VIN to VOUT resistance			2	Ω
I <sub>OUT</sub>	Output current	V <sub>OUT</sub> in regulation	0		300	mA

(1) Specified by design – not tested

(2) This test is done with V<sub>OUT</sub> is in regulation and V<sub>IN</sub> - V<sub>OUT</sub> parameter is measured when V<sub>OUT</sub> (programmed output voltage, for example, 5 V or 3.3 V) drops by 100 mV at specified loads.

4 Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated



www.ti.com

#### TPS7A6201-Q1

SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016

#### **Electrical Characteristics (continued)**

#### $V_{\rm IN}$ = 14 V, $T_{\rm J}$ = –40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CL</sub>	Output current limit	V <sub>OUT</sub> = 0 V (VOUT pin is shorted to ground)	350		1000	mA
PSRR <sup>(1)</sup>	Power supply ripple	$V_{\text{IN-RIPPLE}}$ = 0.5 Vpp, $I_{\text{OUT}}$ = 300 mA, frequency = 100 Hz, $V_{\text{OUT}}$ = 5 V and $V_{\text{OUT}}$ = 3.3 V	60			5
PSKK	rejection	$V_{\text{IN-RIPPLE}}$ = 0.5 Vpp, $I_{\text{OUT}}$ = 300 mA, frequency = 150 kHz, $V_{\text{OUT}}$ = 5 V and $V_{\text{OUT}}$ = 3.3 V	30		dB	
OPERATING	TEMPERATURE RANGE					
TJ	Operating junction temperature		-40		150	٥C
T <sub>SHUTDOWN</sub>	Thermal shutdown trip point			165		٥C
T <sub>HYST</sub>	Thermal shutdown hysteresis			10		°C

#### 6.6 Dissipation Ratings

JEDEC STANDARD	PACKAGE	T <sub>A</sub> < 25°C POWER RATING (W)	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C (°C/W)	T <sub>A</sub> = 85°C POWER RATING (W)
JEDEC Standard PCB - low K, JESD 51-3	5-pin KTT	3.63	34.4	1.89
JEDEC Standard PCB - high K, JESD 51-5	5-pin KTT	4.14	30.2	2.15

5




TEXAS INSTRUMENTS



### TPS7A6201-Q1

SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016

#### 6.7 Typical Characteristics




6



www.ti.com

TPS7A6201-Q1

SLVSAA0C - NOVEMBER 2010 - REVISED JULY 2016






SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016

Texas Instruments

www.ti.com

### **Typical Characteristics (continued)**





TPS7A6201-Q1 SLVSAA0C – NOVEMBER 2010– REVISED JULY 2016

### 7 Detailed Description


### 7.1 Overview

The TPS7A6201-Q1 device is a monolithic, low-dropout linear voltage regulator with programmable output voltage and integrated fault protection. This voltage regulator is designed for low power consumption and quiescent current less than 25  $\mu$ A in light-load applications.

This device is available in the 5-pin package option TO-263 (D2PAK/TO-263).

The following section describes the features of TPS7A6201 voltage regulator in detail.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Power Up

During power up, the regulator incorporates a protection scheme to limit the current through pass element and output capacitor. When the input voltage exceeds a certain threshold ( $VIN_{(POWERUP)}$ ) level, the output voltage begins to ramp up as shown in Figure 15.

9



SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016



www.ti.com

(1)

(2)

### Feature Description (continued)




Figure 15. Power-Up Operation

#### 7.3.2 Adjustable Output Voltage

The regulated output voltage ( $V_{OUT}$ ) can be programmed by connecting external resistors to FB pin. Calculate the feedback resistor values using Equation 1.

 $V_{OUT} = V_{REF} \left[ 1 + \frac{R1}{R2} \right]$ 

where

- V<sub>OUT</sub> = desired output voltage
- V<sub>REF</sub> = reference voltage (V<sub>REF</sub> = 1.23 V typically)
- R1, R2 = feedback resistors (see the Functional Block Diagram)

The overall tolerance of the regulated output voltage depends on the tolerance of internal reference voltage and external feedback resistors, and is given by Equation 2.

$$\mathsf{tol}_{V_{\mathsf{OUT}}} = \mathsf{tol}_{V_{\mathsf{REF}}} + \left[\frac{\mathsf{R1}}{\mathsf{R1} + \mathsf{R2}}\right] \left[\mathsf{tol}_{\mathsf{R1}} + \mathsf{tol}_{\mathsf{R2}}\right]$$

where

- tol<sub>VOUT</sub> = tolerance of output voltage
- tol<sub>VREF</sub> = tolerance of internal reference voltage (tol<sub>VREF</sub> = ±1.5% typically)
- tol<sub>R1</sub>,tol<sub>R2</sub> = tolerance of feedback resistors R1, R2

For a tighter tolerance on V<sub>OUT</sub>, select lower-value feedback resistors. TI recommends selecting feedback resistors such that the sum of R1 and R2 is between 20 k $\Omega$  and 200 k $\Omega$ .

#### 7.3.3 Enable Input

This device has a high-voltage-tolerant EN pin that can be used to enable and disable a device from an external microcontroller or a digital control circuit. A high input to this pin activates the device and turns the regulator on. This input can also be connected to  $V_{\rm IN}$  terminal for self bias applications. An internal pulldown resistor is connected to this pin; therefore, if this pin is left unconnected, the device stays disabled.



#### TPS7A6201-Q1

SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016

#### Feature Description (continued)

#### 7.3.4 Charge Pump Operation

This device has an internal charge pump which turns on or off depending on the input voltage and the output current. The charge pump switching circuitry shall not cause conducted emissions to exceed required thresholds on the input voltage line. For a given output current, the charge pump stays on at lower input voltages and turns off at higher input voltages. The charge pump switching thresholds are hysteretic. Figure 16 and Figure 17 shows typical switching thresholds for the charge pump at light ( $I_{OUT} < ~2$  mA) and heavy ( $I_{OUT} > ~2$  mA) loads respectively.




Figure 16. Charge Pump Operation at Light Loads




Figure 17. Charge Pump Operation at Heavy Loads

#### 7.3.5 Undervoltage Shutdown

This device has an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage ( $V_{IN}$ ) falls below an internally fixed UVLO threshold level ( $V_{IN-UVLO}$ ) as shown in Figure 18. This ensures that the regulator is not latched into an unknown state during low input voltage conditions. The regulator normally powers up when the input voltage exceeds the  $V_{IN(POWERUP)}$  threshold.

#### 7.3.6 Low Voltage Tracking

At low-input voltages, the regulator drops out of regulation, and the output voltage tracks input minus a voltage based on the load current and switch resistance (see Figure 18). This allows for a smaller input capacitor and can possibly eliminate the need of using a boost convertor during cold crank conditions.



SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016



www.ti.com

### Feature Description (continued)




Figure 18. Low Voltage Tracking Operation

#### 7.3.7 Integrated Fault Protection

The device features integrated fault protection, making it ideal for use in automotive applications. To keep the device in safe area of operation during certain fault conditions, internal current-limit protection and current-limit foldback are used to limit the maximum output current. This protects the device from excessive power dissipation. For example, during a short-circuit condition on the output, current through the pass element is limited to  $I_{CL}$  to protect the device from excessive power dissipation.

#### 7.3.8 Thermal Shutdown

The device incorporates a thermal shutdown (TSD) circuit as protection from overheating. For continuous normal operation, the junction temperature must not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output is turned off. When the junction temperature falls below TSD trip point, the output is turned on again (see Figure 19).




Figure 19. Thermal Cycling Waveform for TPS7A6201 ( $V_{IN}$  = 24 V,  $I_{OUT}$  = 300 mA,  $V_{OUT}$  = 5 V)



TPS7A6201-Q1

SLVSAA0C - NOVEMBER 2010 - REVISED JULY 2016

### 7.4 Device Functional Modes

#### 7.4.1 Low Power Mode

At light loads and high-input voltages ( $V_{IN}$ > approximately 8 V such that charge pump is off) the device operates in low power mode, and the quiescent current consumption is reduced to 25  $\mu$ A (typical) as shown in Table 1.

#### **Table 1. Typical Quiescent Current Consumption**

Ι <sub>ουτ</sub>	CHARGE PUMP ON	CHARGE PUMP OFF
I <sub>OUT</sub> < approximately 2 mA (Light load)	250 μΑ	25 μΑ (Low Power Mode)
I <sub>OUT</sub> > approximately 2 mA (Heavy load)	280 µA	70 µA



SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016

TEXAS INSTRUMENTS

www.ti.com

### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information


The TPS7A6201 is a low-dropout linear voltage regulator designed for low power consumption and quiescent current less than 25  $\mu$ A in light-load applications.

### 8.2 Typical Application

Figure 20 shows the typical application circuit for the TPS7A6201 device. Depending upon an end application, different values of external components may be used. To program the output voltage, feedback resistors (R1 and R2) must be carefully selected. Using small resistors results in higher current consumption, whereas, using very large resistors impacts the sensitivity of the regulator. Therefore, TI recommends selecting feedback resistors such that the sum of R1 and R2 is between 20 k $\Omega$  and 200 k $\Omega$ . Also, the overall tolerance of the regulated output voltage depends on the tolerance of the internal reference voltage and external feedback resistors.

A larger output capacitor may be required during fast load steps to prevent output from temporarily dropping down. TI recommends a low-ESR ceramic capacitor with a dielectric of type X5R or X7R. Additionally, a bypass capacitor can be connected at the output to decouple high-frequency noise as per the end application.

**Example:** If the desired regulated output voltage is 5 V, upon selecting R2, R1 can be calculated using Equation 1 (and vice versa). Knowing  $V_{REF} = 1.23$  V (typical),  $V_{OUT} = 5$  V, and selecting R2 = 20 k $\Omega$ , R1 is calculated to be 61.3 k $\Omega$ .



Copyright © 2016, Texas Instruments Incorporated

Figure 20. Typical Application Schematic for TPS7A6201

#### 8.2.1 Design Requirements

Table 2 lists the design parameters for this example.

Table :	2. Design	Parameters
---------	-----------	------------

PARAMETER	EXAMPLE VALUE
Input voltage range	4 V to 40 V
Output voltage	5 V
Output current rating	200 mA
Output capacitor range	10 μF to 47 μF
Output capacitor ESR range	10 mΩ to 10 Ω

14 Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated



TPS7A6201-Q1 SLVSAA0C – NOVEMBER 2010– REVISED JULY 2016

#### 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- Output current rating
- Input capacitor
- Output capacitor

#### 8.2.2.1 Input Capacitor

The device requires an input bypass capacitor, the value of which depends on the application. The typical recommended value for the bypass capacitor is 10  $\mu$ F. The voltage rating must be greater than the maximum input voltage.


#### 8.2.2.2 Output Capacitor

The device requires an output capacitor to stabilize the output voltage. TI recommends selecting a capacitor between 10  $\mu$ F and 47  $\mu$ F with ESR range from 10 m $\Omega$  to 10  $\Omega$ .

#### 8.2.2.3 Feedback Resistor

The regulated output voltage (VOUT) can be programmed by connecting external resistors to FB pin. Calculate the feedback resistor values using Equation 1 (R1 = 61.3K  $\Omega$ , R2 = 20 K  $\Omega$ ).

#### 8.2.3 Application Curve





### 9 Power Supply Recommendations

Design of the device is for operation from an input voltage supply with a range from 4 V to 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the device, TI recommends adding an electrolytic capacitor with a value of 22  $\mu$ F and a ceramic bypass capacitor at the input.



SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016



www.ti.com

### 10 Layout

### 10.1 Layout Guidelines

For the LDO power supply, especially these high voltage and large current ones, layout is an important step. If layout is not carefully designed, the regulator could not deliver enough output current because of the thermal limitation. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, TI recommends spreading the thermal pad as large as possible and place enough thermal vias on the thermal pad. Figure 22 shows an example layout.

### 10.2 Layout Example




Figure 22. Layout Recommendation

### **10.3 Power Dissipation and Thermal Considerations**

Calculate the power dissipated in the device using Equation 3.

 $\mathsf{P}_\mathsf{D} = \mathsf{I}_\mathsf{OUT} \times (\mathsf{V}_\mathsf{IN} - \mathsf{V}_\mathsf{OUT}) + \mathsf{I}_\mathsf{QUIESCENT} \times \mathsf{V}_\mathsf{IN}$ 

where

- P<sub>D</sub> = continuous power dissipation
- I<sub>OUT</sub> = output current
- V<sub>IN</sub> = input voltage
- V<sub>OUT</sub> = output voltage
- I<sub>QUIESCENT</sub> = quiescent current

As  $I_{QUIESCENT} \ll I_{OUT}$ , therefore, the term  $I_{QUIESCENT} \times V_{IN}$  in Equation 3 can be ignored.

For device under operation at a given ambient air temperature  $(T_A)$ , calculate the junction temperature  $(T_J)$ Equation 4.

 $\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{A} + (\mathsf{R}_{\theta\mathsf{J}\mathsf{A}} \times \mathsf{P}_\mathsf{D})$ 

where

 $R_{\theta JA}$  = junction to ambient air thermal impedance

(3)

(4)



### TPS7A6201-Q1

SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016

### Power Dissipation and Thermal Considerations (continued)

```
Calculate the rise in junction temperature due to power dissipation using Equation 5.
```

 $\Delta T = T_J - T_A = (R_{\theta JA} \times P_D)$ 

For a given maximum junction temperature ( $T_{J-Max}$ ), calculate the maximum ambient air temperature ( $T_{A-Max}$ ) at which the device can operate using Equation 6.

 $T_{A-Max} = T_{J-Max} - (R_{\theta JA} \times P_D)$ 

### (6)

(5)

#### Example

If  $I_{OUT} = 100$  mA,  $V_{OUT} = 5$  V,  $V_{IN} = 14$  V,  $I_{QUIESCENT} = 250$  µA, and  $R_{\theta JA} = 30^{\circ}$ C/W, the continuous power dissipated in the device is 0.9 W. The rise in junction temperature due to power dissipation is 27°C. For a maximum junction temperature of 150°C, maximum ambient air temperature at which the device can operate is 123°C.

For adequate heat dissipation, TI recommends soldering the thermal pad (exposed heat sink) to thermal land pad on the PCB. Doing this provides a heat conduction path from die to the PCB and reduces overall package thermal resistance. Figure 23 shows the power derating curves for the TPS7A6201 device in the KTT (TO-263) package..




Figure 23. Power Derating Curves

For optimum thermal performance, TI recommends using a high-K PCB with thermal vias between ground plane and solder pad or thermal land pad. This is shown in Figure 24 (a) and (b). Furthermore, heat spreading capabilities of a PCB can be considerably improved by using a thicker ground plane and a thermal land pad with a larger surface area.

Copyright © 2010–2016, Texas Instruments Incorporated




SLVSAA0C-NOVEMBER 2010-REVISED JULY 2016



www.ti.com

Power Dissipation and Thermal Considerations (continued)



(b) After soldering

Figure 24. Using Multilayer PCB and Thermal Vias for Adequate Heat Dissipation

Keeping other factors constant, surface area of the thermal land pad contributes to heat dissipation only to a certain extent. Figure 25 shows a variation of  $R_{\theta JA}$  with surface area of the thermal land pad (soldered to the exposed pad) for KTT package.




Figure 25.  $R_{\theta JA}$  vs Thermal Pad Area



#### TPS7A6201-Q1 SLVSAA0C – NOVEMBER 2010– REVISED JULY 2016

### **11** Device and Documentation Support

### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **11.4 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TPS7A6201QKTTRQ1	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 125	7A6201Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1



TEXAS INSTRUMENTS


# PACKAGE MATERIALS INFORMATION

27-Apr-2012


www.ti.com

## TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A6201QKTTRQ1	DDPAK/ TO-263	КТТ	5	500	330.0	24.4	10.6	15.8	4.9	16.0	24.0	Q2




**Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of TPS7A6201QKTTRQ1 - IC REG LDO ADJ 0.3A DDPAK Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# PACKAGE MATERIALS INFORMATION

27-Apr-2012




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A6201QKTTRQ1	DDPAK/TO-263	КТТ	5	500	340.0	340.0	38.0



# **MECHANICAL DATA**

KTT (R-PSFM-G5) PLASTIC FLANGE-MOUNT PACKAGE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
A Falls within JEDEC T0-263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.





# LAND PATTERN DATA



- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated