

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

<u>Texas Instruments</u> <u>SN74AHC1G09DBVR</u>

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com















SN74AHC1G09

SCLS724C -MAY 2011 - REVISED JANUARY 2016

# SN74AHC1G09 Single 2-Input Positive-AND Gate With Open-Drain Output

#### 1 Features

- Operating Range from 2 V to 5.5 V
- Maximum t<sub>pd</sub> of 6 ns at 5 V
- ±8-mA Output Drive at 5 V
- Schmitt-Trigger Action at All Inputs Makes the Circuit Tolerant for Slower Input Rise and Fall Time
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22:
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# 2 Applications

- Barcode Scanners
- Cable Solutions
- E-Books
- Embedded PCs
- Field Transmitter: Temperature or Pressure Sensors
- · Fingerprint Biometrics
- HVAC: Heating, Ventilating, and Air Conditioning
- Network-Attached Storage (NAS)
- Server Motherboard and PSU
- Software Defined Radios (SDR)
- TV: High Definition (HDTV), LCD, and Digital
- · Video Communications Systems
- Wireless Data Access Cards, Headsets, Keyboards, Mice, and LAN Cards

## 3 Description


The SN74AHC1G09 is a single 2-input positive-AND gate with an open drain output configuration. The device performs the Boolean logic  $Y = A \times B$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AHC1G09DBVR	SOT-23 (5)	2.90 mm × 1.60 mm
SN74AHC1G09DCKR	SC70 (5)	2.00 mm x 1.25 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Logic Diagram**





Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74AHC1G09

SCLS724C -MAY 2011-REVISED JANUARY 2016

www.ti.com

_			•	_		-		
	on:	סוג	Of		$\mathbf{a}$	nt	or	110
	au	'n	VI.	·	u	HU	CI.	ILƏ

1	Features 1		8.2 Functional Block Diagram	8
2	Applications 1		8.3 Feature Description	8
3	Description 1		8.4 Device Functional Modes	8
4	Revision History2	9	Application and Implementation	9
5	Pin Configuration and Functions 3		9.1 Application Information	
6	Specifications		9.2 Typical Application	9
٠	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	10
	6.2 ESD Ratings	11	Layout	10
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	10
	6.4 Thermal Information		11.2 Layout Example	10
	6.5 Electrical Characteristics	12	Device and Documentation Support	<mark>11</mark>
	6.6 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 5$		12.1 Documentation Support	11
	6.7 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V		12.2 Community Resources	11
	6.8 Operating Characteristics		12.3 Trademarks	11
	6.9 Typical Characteristics		12.4 Electrostatic Discharge Caution	11
7	Parameter Measurement Information 7		12.5 Glossary	11
8	Detailed Description 8	13	Mechanical, Packaging, and Orderable Information	11
	8.1 Overview 8			

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision B (July 2011) to Revision C

**Page** 

Submit Documentation Feedback

Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




www.ti.com

SN74AHC1G09 SCLS724C -MAY 2011 - REVISED JANUARY 2016

# 5 Pin Configuration and Functions





## Pin Functions<sup>(1)</sup>

	PIN		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
Α	1	1	Not connected
В	2	1	Input
GND	3	_	Ground
V <sub>CC</sub>	5	_	Power pin
Υ	4	0	Output

<sup>(1)</sup> See Mechanical, Packaging, and Orderable Information for dimensions.

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	-0.5	7	V
$V_{I}$	Input voltage (2)	-0.5	7	V
Vo	Output voltage <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.7	V
I <sub>IK</sub>	Input clamp current (V <sub>I</sub> < 0)	-20		mA
I <sub>OK</sub>	Output clamp current (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	-20		mA
Io	Continuous output current ( $V_0 = 0$ to $V_{CC}$ )	-25	+25	mA
	Continuous current through V <sub>CC</sub> or GND	-50	+50	mA
TJ	Maximum junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74AHC1G09

SCLS724C -MAY 2011-REVISED JANUARY 2016

www.ti.com

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		
		V <sub>CC</sub> = 2 V		0.5	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	5.5	V
		V <sub>CC</sub> = 2 V		50	μΑ
$I_{OL}$	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	A
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		8	mA
A+/A	land the maiting view of all mate	V <sub>CC</sub> = 3.3 V ± 0.3 V		100	A /
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 5 V ± 0.5 V		20	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

## 6.4 Thermal Information

		SN74AHC	1G09	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DCK (SC70)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	206	252	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
		2 V				0.1		
	$I_{OL} = 50 \mu A$	3 V				0.1		
		4.5 V				0.1		
			T <sub>A</sub> = 25°C			0.36		
V <sub>OL</sub>	I <sub>OL</sub> = 4 mA	3 V	$T_A = -40$ °C to 85°C			0.44		
	OL		$T_A = -55$ °C to 125°C			0.55	V	
			T <sub>A</sub> = 25°C			0.36		
	I <sub>OL</sub> = 8 mA	4.5 V	$T_A = -40$ °C to 85°C			0.44		
			$T_A = -55$ °C to 125°C			0.55		
			T <sub>A</sub> = 25°C			±0.1		
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V	$T_A = -40$ °C to 85°C			±1	μA	
	V <sub>1</sub> = 0.0 V 01 0112	0 1 10 0.0 1	$T_A = -55$ °C to 125°C			±2	μ	
			T <sub>A</sub> = 25°C			1		
Icc	$V_I = V_{CC}$ or GND,	5.5 V	$T_A = -40$ °C to 85°C			10	μA	
'CC	I <sub>O</sub> = 0	3.5 V	T <sub>A</sub> = -55°C to 125°C			20	μ, ,	

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated

4

Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN74AHC1G09

SCLS724C -MAY 2011-REVISED JANUARY 2016

www.ti.com

# **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			$T_A = 25^{\circ}C$		4	10	
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V	$T_A = -55$ °C to 125°C			10	pF

# 6.6 Switching Characteristics, $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T <sub>A</sub>	MIN	TYP	MAX	UNIT
				$T_A = 25$ °C		3.6	7	
	A or B	Υ	$C_L = 15 pF$	$T_A = -40$ °C to 85°C	1		8	ns
				$T_A = -55$ °C to 125°C	1		8.5	
t <sub>PD</sub>				$T_A = 25^{\circ}C$		6.5	11	
	A or B	Υ	$C_{L} = 50 \text{ pF}$	$T_A = -40$ °C to 85°C	1.5		12	ns
			$T_A = -55$ °C to 125°C	1.5		12.5		

# 6.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T <sub>A</sub>	MIN	TYP	MAX	UNIT
				$T_A = 25^{\circ}C$		2.5	5	
	A or B	Υ	C <sub>L</sub> = 15 pF	$T_A = -40$ °C to 85°C	1		6	ns
				$T_A = -55^{\circ}C$ to 125°C	1		6.5	
t <sub>PD</sub>				$T_A = 25^{\circ}C$		4.6	7.5	
	A or B	Υ	$C_{L} = 50 \text{ pF}$	$T_A = -40^{\circ}C$ to $85^{\circ}C$	1.5		8	ns
			$T_A = -55$ °C to 125°C	1.5		8.5		

# 6.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitar	ce No load, f = 1 MHz	5	pF

Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### **SN74AHC1G09**

SCLS724C -MAY 2011-REVISED JANUARY 2016

www.ti.com

# 6.9 Typical Characteristics




Figure 1. TPD Across V<sub>CC</sub> at 25°C

Product Folder Links: SN74AHC1G09

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated

Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




www.ti.com

SN74AHC1G09

SCLS724C -MAY 2011-REVISED JANUARY 2016

#### 7 Parameter Measurement Information



A. C<sub>L</sub> includes probe and jig capacitance.

**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.
- F. Since this device has open-drain outputs,  $t_{PLZ}$  and  $t_{PZL}$  are the same as  $t_{PD}$ .
- G.  $t_{PZL}$  is measured at  $V_{CC}/2$ .
- H.  $t_{PLZ}$  is measured at  $V_{OL}$  + 0.3 V.

Figure 2. Load Circuit and Voltage Waveforms

Product Folder Links: SN74AHC1G09

**ENABLE AND DISABLE TIMES** 

**LOW- AND HIGH-LEVEL ENABLING** 

Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN74AHC1G09

SCLS724C -MAY 2011-REVISED JANUARY 2016


www.ti.com

# **Detailed Description**

#### 8.1 Overview

The SN74AHC1G09 device contains one open-drain positive-AND gate with a maximum sink current of 8 mA. A wide operating range of 2 V to 5.5 V enables this device to be used in many different systems, and a low tpd qualifies this device to be used in high-speed applications.

## 8.2 Functional Block Diagram



# 8.3 Feature Description

The wide operating voltage range of 2 V to 5 V allows the SN74AHC1G09 to be used in systems with many different voltage rails. In addition, the voltage tolerance on the output allows the device to be used for inverting up-translation or down-translation. The device is also equipped with Schmitt-trigger inputs, which increase the ability of the device to reject noise.

## 8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74AHC1G09.

**Table 1. Function Table** 

INP	OUTPUT	
Α	В	Υ
Н	Н	H(Z)
L	Χ	L
Х	L	L

Product Folder Links: SN74AHC1G09

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated

Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

SN74AHC1G09

SCLS724C -MAY 2011-REVISED JANUARY 2016

# 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The SN74AHC1G09 is used in the following example in a basic power sequencing configuration. Power sequencing is often used in applications that require a processor or other delicate device with specific voltage timing requirements in order to protect the device from malfunctioning.

#### 9.2 Typical Application




Figure 3. Typical Application Diagram

#### 9.2.1 Design Requirements

This device uses CMOS technology. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - Rise time and fall time specifications. See (Δt/ΔV) in Recommended Operating Conditions.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in *Recommended Operating Conditions*.
  - Inputs are overvoltage-tolerant, allowing them to go as high as (V<sub>I</sub> maximum) in Recommended Operating
     Conditions at any valid V<sub>CC</sub>.
- 2. Absolute Maximum Conditions:
  - Load currents should not exceed (I<sub>O</sub> maximum) per output and should not exceed (Continuous current through V<sub>CC</sub> or GND) total current for the part. These limits are located in *Absolute Maximum Ratings*.

Product Folder Links: SN74AHC1G09

Outputs should not be pulled above V<sub>CC</sub>.

Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




#### **SN74AHC1G09**

SCLS724C -MAY 2011-REVISED JANUARY 2016

www.ti.com

# **Typical Application (continued)**

#### 9.2.3 Application Curve



 $V_{CC}$  = 5 V, Load = 50  $\Omega$  / 50 pF

Figure 4. I<sub>CC</sub> vs Input Voltage

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F capacitor is recommended; if there are multiple  $V_{CC}$  pins then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

# 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used, or only 3 of the 4 buffer gates are used). Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

The following are the rules that must be observed under all circumstances:

- All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.
- The logic level that should be applied to any particular unused input depends on the function of the device.
   Generally they will be tied to GND or V<sub>CC</sub>, whichever make more sense or is more convenient.

#### 11.2 Layout Example



Figure 5. Layout Diagram

Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

SN74AHC1G09

SCLS724C -MAY 2011-REVISED JANUARY 2016

# 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Introduction to Logic, SLVA700
- Implications of Slow or Floating CMOS Inputs, SCBA004

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Feb-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74AHC1G09DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-55 to 125	(A093 ~ A09G)	Samples
SN74AHC1G09DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	(AJ3 ~ AJG)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Addendum-Page 1



Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

INSTRUMENTS
10-Feb-2016

In no event shall TTs liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2


Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# PACKAGE MATERIALS INFORMATION

www.ti.com 9-Feb-2016


#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G09DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G09DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5 Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Feb-2016



#### \*All dimensions are nominal

7 iii dimensions die nomina									
Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)		
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0		
SN74AHC1G09DCKR	SC70	DCK	5	3000	180.0	180.0	18.0		
SN74AHC1G09DCKR	SC70	DCK	5	3000	180.0	180.0	18.0		






# **MECHANICAL DATA**

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.






# LAND PATTERN DATA

DBV (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.






# **MECHANICAL DATA**

# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.






# **LAND PATTERN DATA**

# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





## **Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN74AHC1G09DBVR - IC GATE AND 1CH 2-INP SOT-23-5

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Applications**

**Products** Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial

Interface interface.ti.com Medical www.ti.com/medical Security www.ti.com/security Logic logic.ti.com Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID

www.ti-rfid.com **OMAP Applications Processors TI E2E Community** www.ti.com/omap

www.ti.com/wirelessconnectivity Wireless Connectivity

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated

e2e.ti.com