

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74AHCT244PWR

For any questions, you can email us directly: sales@integrated-circuit.com



Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com













# SN54AHCT244, SN74AHCT244

SCLS228M - OCTOBER 1995-REVISED JULY 2014

# SNx4AHCT244 Octal Buffers/Drivers With 3-State Outputs

#### **Features**

- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

## 2 Applications

- **Network Switches**
- Power Infrastructures
- PCs and Notebooks
- Wearable Health and Fitness Devices
- Tests and Measurements

# 3 Description


These octal buffers/drivers are designed specifically to improve both the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	PDIP (20)	25.40 mm x 6.35 mm
	SOP (20)	12.60 mm x 5.30 mm
SNx4AHCT244	SSOP (20)	7.50 mm x 5.30 mm
	TVSOP (20)	5.00 mm x 4.40 mm
	TSSOP (20)	6.50 mm x 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Simplified Schematic**







Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP





### **SN54AHCT244, SN74AHCT244**

SCLS228M - OCTOBER 1995-REVISED JULY 2014

www.ti.com

# **Table of Contents**

1	Features 1		9.1 Overview	8
2	Applications 1		9.2 Functional Block Diagram	8
3	Description 1		9.3 Feature Description	8
4	Simplified Schematic 1		9.4 Device Functional Modes	8
5	Revision History	10	Application and Implementation	9
6	Pin Configuration and Functions		10.1 Application Information	9
7	_		10.2 Typical Application	9
′	Specifications	11	Power Supply Recommendations	10
	7.1 Absolute Maximum Ratings	12	Layout	10
	7.2 Handling Ratings		12.1 Layout Guidelines	
	7.3 Recommended Operating Conditions 4		12.2 Layout Example	
	7.4 Thermal Information 4	12		
	7.5 Electrical Characteristics 5	13	Device and Documentation Support	
	7.6 Switching Characteristics 5		13.1 Related Links	<b>1</b> 1
	7.7 Noise Characteristics		13.2 Trademarks	<mark>1</mark> 1
	7.8 Operating Characteristics		13.3 Electrostatic Discharge Caution	11
	7.9 Typical Characteristics		13.4 Glossary	
8 9	Parameter Measurement Information	14	Mechanical, Packaging, and Orderable Information	
9	Detailed Description			

# 5 Revision History

С	Changes from Revision L (July 2003) to Revision M	Page
•	Updated document to new TI data sheet format	<i>'</i>
•	Removed Ordering Information table.	<i>'</i>
•	Added Military Disclaimer to Features List	·
•	Added Handling Ratings table.	4
	Changed MAX operating temperature from 85°C to 125°C in Recommended Operating Conditions table	
•	Added Thermal Information table.	
•	Added Typical Characteristics section.	(
•	Added Detailed Description section.	8
•	Added Application and Implementation section.	9
	Added Layout section.	

Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

**SN54AHCT244**, **SN74AHCT244** 


SCLS228M - OCTOBER 1995-REVISED JULY 2014

# 6 Pin Configuration and Functions

SN54AHCT244 . . . J OR W PACKAGE SN74AHCT244 . . . DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)

	•		•
1 <u>OE</u> [	1	U 20	v <sub>cc</sub>
1A1	2	19	2 <del>0E</del>
2Y4 [		18	1Y1
1A2	4	17	2A4
2Y3 [		16	_
1A3 [	6	15	2A3
2Y2 [	7	14	1Y3
1A4 [	8	13	P
2Y1 [	9	12	1Y4
GND [	10	11	2A1

# SN54AHCT244 . . . FK PACKAGE (TOP VIEW)



### **Pin Functions**

	DIN		
	PIN	1/0	DESCRIPTION
NO.	NAME		
1	1 <del>OE</del>	1	Output Enable 1
2	1A1	1	Input 1A1
3	2Y4	0	Input 2Y4
4	1A2	1	Input 1A2
5	2Y3	0	Input 2Y3
6	1A3	I	Input 1A3
7	2Y2	0	Input 2Y2
8	1A4	1	Input 1A4
9	2Y1	0	Input 2Y1
10	GND	-	Ground Pin
11	2A1	1	Output 2A1
12	1Y4	0	Output 1Y4
13	2A2	I	Output 2A2
14	1Y3	0	Output 1Y3
15	2A3	1	Output 2A3
16	1Y2	0	Output 1Y2
17	2A4	I	Output 2A4
18	1Y1	0	Output 1Y1
19	2 <del>OE</del>	-	Output Enable 2
20	VCC	_	Power Pin

Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN54AHCT244, SN74AHCT244

SCLS228M-OCTOBER 1995-REVISED JULY 2014

www.ti.com

# 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Output voltage range (2)		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±75	mA

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	ge	-65	150	°C
M		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	W
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions (1)

		SN54AHC1	Γ244	SN74AHC	T244	LINUT
		MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
$V_{I}$	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
I <sub>OH</sub>	High-level output current		-8		-8	mA
I <sub>OL</sub>	Low-level output current		8		8	mA
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	125	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

### 7.4 Thermal Information

		SN74AHCT244							
	THERMAL METRIC <sup>(1)</sup>	DB	DGV	DW	N	NS	PW	UNIT	
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	99.9	119.2	83.0	54.9	80.4	105.4		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	61.7	34.5	48.9	41.7	46.9	39.5		
$R_{\theta JB}$	Junction-to-board thermal resistance	55.2	60.7	50.5	35.8	47.9	56.4	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	22.6	1.2	21.1	27.9	19.9	3.1		
ΨЈВ	Junction-to-board characterization parameter	54.8	60.0	50.1	35.7	47.5	55.8		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



www.ti.com

#### SN54AHCT244, SN74AHCT244

SCLS228M - OCTOBER 1995-REVISED JULY 2014

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T <sub>A</sub>	= 25°0	;	SN54AH0	CT244	SN74AH	CT244	LINIT
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V	$I_{OH} = -50 \ \mu A$	4.5 V	4.4	4.5		4.4		4.4		V
V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		V
V	$I_{OL} = 50 \mu A$	4.5 V			0.1		0.1		0.1	V
V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}$	4.5 V			0.36		0.44		0.44	V
I <sub>OZ</sub>	$V_O = V_{CC}$ or GND	5.5 V			±0.2 5		±2.5		±2.5	μΑ
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1	μΑ
Icc	$V_I = V_{CC}$ or $I_O = 0$ GND,	5.5 V			4		40		40	μΑ
ΔI <sub>CC</sub> <sup>(2)</sup>	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35		1.5		1.5	mA
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		2.5	10				10	pF
C <sub>o</sub>	$V_O = V_{CC}$ or GND	5 V		3						pF

### 7.6 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 2)

DADAMETER	FROM	то	LOAD	T	<sub>A</sub> = 25°C	;	SN54AH	ICT244	SN74AH	CT244	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	А	Υ	C <sub>I</sub> = 15 pF		5.4 <sup>(1)</sup>	7.4 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	8.5	5
t <sub>PHL</sub>	A	ī	CL = 15 pr		5.4 <sup>(1)</sup>	7.4 <sup>(1)</sup>	1 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	8.5	ns
t <sub>PZH</sub>	ŌĒ	Υ	C _ 15 pE		7.7 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1 <sup>(1)</sup>	12 <sup>(1)</sup>	1	12	5
t <sub>PZL</sub>	OE	Ť	$C_L = 15 pF$		7.7 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1 <sup>(1)</sup>	12 <sup>(1)</sup>	1	12	ns
t <sub>PHZ</sub>	ŌĒ	Υ	C <sub>I</sub> = 15 pF		5 <sup>(1)</sup>	9.4 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	20
t <sub>PLZ</sub>	OE	Ţ	C <sub>L</sub> = 15 pr		5 <sup>(1)</sup>	9.4 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	ns
t <sub>PLH</sub>	۸	Υ	C _ 50 pF		5.9	8.4	1	9.5	1	9.5	5
t <sub>PHL</sub>	Α	ī	$C_L = 50 pF$		5.9	8.4	1	9.5	1	9.5	ns
t <sub>PZH</sub>	ŌĒ	Υ	$C_1 = 50 pF$		8.2	11.4	1	13	1	13	20
t <sub>PZL</sub>	OE	ī	CL = 50 pr		8.2	11.4	1	13	1	13	ns
t <sub>PHZ</sub>	ŌĒ	Υ	$C_1 = 50 pF$		8.8	11.4	1	13	1	13	20
t <sub>PLZ</sub>	OE	Ť	C <sub>L</sub> = 50 pF		8.8	11.4	1	13	1	13	ns
t <sub>sk(o)</sub>			$C_L = 50 pF$			1 <sup>(2)</sup>				1	ns

On products compliant to MIL-PRF-38535, this parameter is not production tested. On products compliant to MIL-PRF-38535, this parameter does not apply.

### 7.7 Noise Characteristics(1)

 $V_{CC} = 5 \text{ V}, C_1 = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	SN7	UNIT		
	FARAMETER	MIN	TYP	MAX	UNIT
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.1		V
$V_{IH(D)}$	High-level dynamic input voltage	2			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	V

(1) Characteristics are for surface-mount packages only.

On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 \text{ V}$ . This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or  $V_{CC}$ .

Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



### **SN54AHCT244, SN74AHCT244**

SCLS228M - OCTOBER 1995 - REVISED JULY 2014


www.ti.com

# 7.8 Operating Characteristics

 $V_{CC}$  = 5 V,  $T_A$  = 25°C

	PARAMETER	TEST COM	NDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	No load,	f = 1 MHz	8.2	pF

# 7.9 Typical Characteristics



Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




www.ti.com

#### SN54AHCT244, SN74AHCT244

SCLS228M - OCTOBER 1995-REVISED JULY 2014

### 8 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



#### SN54AHCT244, SN74AHCT244

SCLS228M - OCTOBER 1995-REVISED JULY 2014


www.ti.com

## 9 Detailed Description

#### 9.1 Overview

The SNx4AHCT244 devices are organized as two 4-bit buffers/line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### 9.2 Functional Block Diagram



To Seven Other Channels

### 9.3 Feature Description

- V<sub>CC</sub> is optimized at 5 V
- Allows up voltage translation from 3.3 V to 5 V
  - Inputs Accept V<sub>IH</sub> levels of 2 V
- · Slow edge rates minimize output ringing
- Inputs are TTL-Voltage compatible

#### 9.4 Device Functional Modes

Table 1. Function Table (Each 4-Bit Buffer/Driver)

INP	JTS	OUTPUT
ŌĒ	Α	Υ
L	Н	Н
L	L	L
Н	X	Z

Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN54AHCT244, SN74AHCT244

SCLS228M - OCTOBER 1995-REVISED JULY 2014

www.ti.com

# **Application and Implementation**

### 10.1 Application Information

The SN74AHCT244 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8-V V<sub>IL</sub> and 2-V V<sub>IH</sub>. This feature makes it ideal for translating up from 3.3 V to 5 V. Figure 3 shows this type of translation.

### 10.2 Typical Application




Figure 3. Specific Application Schematic

### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

### 10.2.2 Detailed Design Procedure

- 1. Recommended Input conditions
  - Rise time and fall time specs. See (Δt/ΔV) in the Recommended Operating Conditions table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>II</sub>) in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>
- 2. Recommend output conditions
  - Load currents should not exceed 25 mA on the output and 50 mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>

Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




#### SN54AHCT244, SN74AHCT244

SCLS228M-OCTOBER 1995-REVISED JULY 2014

www.ti.com

# Typical Application (continued) 10.2.3 Application Curves



### 11 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the Recommended Operating Conditions table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 12 Layout

### 12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 5 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{\rm CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

### 12.2 Layout Example




Figure 5. Layout Diagram

Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



SN54AHCT244, SN74AHCT244

SCLS228M - OCTOBER 1995-REVISED JULY 2014

www.ti.com

## 13 Device and Documentation Support

### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY TECHNICAL DOCUMENTS		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54AHCT244	Click here	Click here	Click here	Click here	Click here	
SN74AHCT244	Click here	Click here	Click here	Click here	Click here	

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1995-2014, Texas Instruments Incorporated

Submit Documentation Feedback

11



Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com
PACKAGE OPTION ADDENDUM

10-Jun-2014

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9678301Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9678301Q2A SNJ54AHCT 244FK	Samples
5962-9678301QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9678301QR A SNJ54AHCT244J	Samples
5962-9678301QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9678301QS A SNJ54AHCT244W	Samples
SN74AHCT244DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 85		
SN74AHCT244DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SN74AHCT244DBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SN74AHCT244DGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SN74AHCT244DGVRG4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SN74AHCT244DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT244	Samples
SN74AHCT244DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT244	Samples
SN74AHCT244DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT244	Samples
SN74AHCT244N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74AHCT244N	Samples
SN74AHCT244NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT244	Samples
SN74AHCT244PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SN74AHCT244PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SN74AHCT244PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85	·	

Addendum-Page 1



Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHCT244PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SN74AHCT244PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SN74AHCT244PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HB244	Samples
SNJ54AHCT244FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9678301Q2A SNJ54AHCT 244FK	Samples
SNJ54AHCT244J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9678301QR A SNJ54AHCT244J	Samples
SNJ54AHCT244W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9678301QS A SNJ54AHCT244W	Samples

(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

Addendum-Page 2



# **Distributor of Texas Instruments: Excellent Integrated System Limited**Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2014

(6) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "--" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHCT244, SN74AHCT244:

- Catalog: SN74AHCT244
- Automotive: SN74AHCT244-Q1, SN74AHCT244-Q1
- Enhanced Product: SN74AHCT244-EP, SN74AHCT244-EP
- Military: SN54AHCT244

NOTE: Qualified Version Definitions:

- . Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

Addendum-Page 3


Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




# PACKAGE MATERIALS INFORMATION

www.ti.com 11-Apr-2015

### TAPE AND REEL INFORMATION






	ΔΛ	Dimension designed to accommodate the component width
- 1		· · · · · · · · · · · · · · · · · · ·
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape

P1 Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT244DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT244DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHCT244DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT244NSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	4.0	24.0	Q1
SN74AHCT244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHCT244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Apr-2015



### \*All dimensions are nominal


7 III dillionolollo die nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT244DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74AHCT244DGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74AHCT244DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT244NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AHCT244PWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74AHCT244PWR	TSSOP	PW	20	2000	364.0	364.0	27.0



# J (R-GDIP-T\*\*)

# CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.





W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for te E. Falls within Mil-Std 1835 GDFP2-F20 Index point is provided on cap for terminal identification only.



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004






# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE



PINS **	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	АА	ВВ	AC	AD



- . All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


# MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153

14/16/20/56 Pins - MO-194






# **DW0020A**



# **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.






# **EXAMPLE BOARD LAYOUT**

# **DW0020A**

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






# **EXAMPLE STENCIL DESIGN**

# **DW0020A**

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153





### **LAND PATTERN DATA**



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


# MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### DB (R-PDSO-G\*\*)

### **28 PINS SHOWN**

# PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150






Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





### **Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of SN74AHCT244PWR - IC BUFF/DVR TRI-ST DUAL 20TSSOP

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Applications**

**Products** Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Security www.ti.com/security Logic logic.ti.com

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

**OMAP Applications Processors TI E2E Community** www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated