

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments SN74S1053DW

For any questions, you can email us directly: <a href="mailto:sales@integrated-circuit.com">sales@integrated-circuit.com</a>



Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN74S1053 16-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY

SDLS017A - SEPTEMBER 1990 - REVISED AUGUST 1997

12 D09

11 GND

- Designed to Reduce Reflection Noise
- Repetitive Peak Forward Current to 200 mA
- 16-Bit Array Structure Suited for Bus-Oriented Systems
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### description

This Schottky barrier diode bus-termination array is designed to reduce reflection noise on memory bus lines. This device consists of a 16-bit high-speed Schottky diode array suitable for clamping to  $V_{CC}$  and/or GND.

The SN74S1053 is characterized for operation from 0°C to 70°C.

#### D ∨<sub>CC</sub> $v_{cc}L$ 20 D01 [ 19 D16 D02 3 18 D15 D03 [ 4 17 D14 D04 [] 16 D13 5 D05 [] 6 15 D12 D06 🛮 7 14 D11 D07 | 8 13 **□** D10


D08 🛮 9

GND 10

**DW OR N PACKAGE** 

(TOP VIEW)

#### schematic diagrams





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN74S1053 16-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY SDLS017A – SEPTEMBER 1990 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Steady-state reverse voltage, V <sub>R</sub>	7 V
Continuous forward current, I <sub>F</sub> : Any D terminal from GND or to V <sub>CC</sub>	50 mA
Total through all GND or V <sub>CC</sub> terminals	170 mA
Repetitive peak forward current <sup>‡</sup> , I <sub>FRM</sub> : Any D terminal from GND or V <sub>CC</sub>	200 mA
Total through all GND or V <sub>CC</sub> terminals	1.2 A
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 1)	625 mW
Operating free-air temperature range	$0^{\circ}$ C to $70^{\circ}$ C
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

#### single-diode operation (see Note 2)

	PARAMETER	TEST CO	MIN	TYP§	MAX	UNIT	
VF		To Voc	I <sub>F</sub> = 18 mA		0.85	1.05	
	Static forward voltage	To VCC	I <sub>F</sub> = 50 mA		1.05	1.3	V
	Static forward voltage	From GND	I <sub>F</sub> = 18 mA		0.75	0.95	V
		FIOIII GIND	I <sub>F</sub> = 50 mA		0.95	1.2	
V <sub>FM</sub>	Peak forward voltage		I <sub>F</sub> = 200 mA		1.45		V
	Static reverse current	To V <sub>CC</sub>	V <sub>R</sub> = 7 V			5	^
<sup>I</sup> R	Static reverse current	From GND	v K = 1. v			5	μΑ
C	Total capacitance	$V_R = 0 V$ ,	f = 1 MHz		8	16	pF
Ct		V <sub>R</sub> = 2 V,	f = 1 MHz		4	8	PΓ

<sup>§</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 2: Test conditions and limits apply separately to each of the diodes. The diodes not under test are open-circuited during the measurement of these characteristics.

#### multiple-diode operation

	PARAMETER	TEST CONDIT	MIN	TYP <sup>‡</sup>	MAX	UNIT	
Γ	l√ Internal crosstalk current	Total I <sub>F</sub> current = 1 A,	See Note 3		0.8	2	mA
		Total I <sub>F</sub> current = 198 mA,	See Note 3		0.02	0.2	ША

<sup>§</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 3: I<sub>X</sub> is measured under the following conditions with one diode static, and all others switching:

Switching diodes:  $t_W = 100 \mu s$ , duty cycle = 20%

Static diode:  $V_R = 5 V$ 

The static diode input current is the internal crosstalk current  $I_{\chi}$ .

## switching characteristics, T<sub>A</sub> = 25°C (see Figures 1 and 2)

	PARAMETER		TEST CON	MIN	TYP	MAX	UNIT		
t <sub>rr</sub>	Reverse recovery time	$I_F = 10 \text{ mA},$	$I_{RM(REC)} = 10 \text{ mA},$	$I_{R(REC)} = 1 \text{ mA},$	$R_L = 100 \Omega$		8	16	ns




<sup>&</sup>lt;sup>‡</sup>These values apply for t<sub>W</sub> ≤ 100 μs, duty cycle ≤ 20%.

NOTE 1: For operation above 25°C free-air temperature, derate linearly at the rate of 5 m/W/°C.

Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


SN74S1053 16-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY SDLS017A – SEPTEMBER 1990 – REVISED AUGUST 1997

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a pulse generator having the following characteristics:  $t_{\Gamma} = 20$  ns,  $Z_{O} = 50 \Omega$ , freq = 500 Hz, duty cycle = 1%.
  - B. The output waveform is monitored by an oscilloscope having the following characteristics:  $t_f \le 350$  ps,  $R_i = 50 \Omega$ ,  $C_i \le 5$  pF.

Figure 1. Forward Recovery Voltage



- NOTES: A. The input pulse is supplied by a pulse generator having the following characteristics:  $t_f = 0.5$  ns,  $Z_O = 50 \Omega$ ,  $t_W \ge 50$  ns, duty cycle = 1%.
  - B. The output waveform is monitored by an oscilloscope having the following characteristics:  $t_r \le 350$  ps,  $R_i = 50 \Omega$ ,  $C_i \le 5$  pF.

Figure 2. Reverse Recovery Time





Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN74S1053 16-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY SDLS017A - SEPTEMBER 1990 - REVISED AUGUST 1997

#### **APPLICATION INFORMATION**

Large negative transients occurring at the inputs of memory devices (DRAMs, SRAMs, EPROMs, etc.) or on the CLOCK lines of many clocked devices can result in improper operation of the devices. The SN74S1053 diode termination array helps suppress negative transients caused by transmission-line reflections, crosstalk, and switching noise.

Diode terminations have several advantages when compared to resistor termination schemes. Split resistor or Thevenin equivalent termination can cause a substantial increase in power consumption. The use of a single resistor to ground to terminate a line usually results in degradation of the output high level, resulting in reduced noise immunity. Series damping resistors placed on the outputs of the driver reduce negative transients, but they also can increase propagation delays down the line, as a series resistor reduces the output drive capability of the driving device. Diode terminations have none of these drawbacks.

The operation of the diode arrays in reducing negative transients is explained in the following figures. The diode conducts current when the voltage reaches a negative value large enough for the diode to turn on. Suppression of negative transients is tracked by the current-voltage characteristic curve for that diode. Typical current versus voltage curves for the SN74S1053 are shown in Figures 3 and 4.

To illustrate how the diode arrays act to reduce negative transients at the end of a transmission line, the test setup in Figure 5 was evaluated. The resulting waveforms with and without the diode are shown in Figure 6.

The maximum effectiveness of the diode arrays in suppressing negative transients occurs when the diode arrays are placed at the end of a line and/or the end of a long stub branching off a main transmission line. The diodes also can be used to reduce the negative transients that occur due to discontinuities in the middle of a line. An example of this is a slot in a backplane that is provided for an add-on card.




Figure 3. Typical Input Current vs Input Voltage (Lower Diode)



Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

SN74S1053
16-BIT SCHOTTKY BARRIER DIODE
BUS-TERMINATION ARRAY
SDLS017A - SEPTEMBER 1990 - REVISED AUGUST 1997

# DIODE FORWARD CURRENT vs




Figure 4. Typical Input Current vs Input Voltage (Upper Diode)



Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

## SN74S1053 16-BIT SCHOTTKY BARRIER DIODE BUS-TERMINATION ARRAY SDLS017A - SEPTEMBER 1990 - REVISED AUGUST 1997

#### **APPLICATION INFORMATION**




Figure 5. Diode Test Setup




Figure 6. Oscilloscope Display





Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74S1053DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S1053	Samples
SN74S1053DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	\$1053	Samples
SN74S1053DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S1053	Samples
SN74S1053DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S1053	Samples
SN74S1053N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S1053N	Samples
SN74S1053NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S1053N	Samples
SN74S1053NSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74S1053	Samples
SN74S1053PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S1053	Samples
SN74S1053PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S1053	Samples
SN74S1053PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S1053	Samples
SN74S1053PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	S1053	Samples

(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability

recording the planties deviation and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Addendum-Page 1



Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2014

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): Tl defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

- in homogeneous material)
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(9) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information that may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC


Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




## **PACKAGE MATERIALS INFORMATION**

www.ti.com 27-Dec-2014


#### TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
Г	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
	P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74S1053DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74S1053DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74S1053NSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	4.0	24.0	Q1
SN74S1053PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



## **PACKAGE MATERIALS INFORMATION**

27-Dec-2014 www.ti.com



#### \*All dimensions are nominal

7 til dillionolollo alo nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74S1053DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74S1053DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74S1053NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74S1053PWR	TSSOP	PW	20	2000	367.0	367.0	38.0




#### **MECHANICAL DATA**

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- . All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.






## **DW0020A**



## **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.








## **EXAMPLE BOARD LAYOUT**

## **DW0020A**

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.








## **EXAMPLE STENCIL DESIGN**

## **DW0020A**

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- Board assembly site may have different recommendations for stencil design.






## **MECHANICAL DATA**

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153





#### LAND PATTERN DATA



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


### MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### 28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150





Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com




Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC

#### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

### 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





Datasheet of SN74S1053DW - IC 16-BIT BUS TERM ARRAY20-SOIC

Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications Computers and Peripherals **Data Converters** dataconverter.ti.com www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

 Logic
 logic.ti.com
 Security
 www.ti.com/security

 Power Mgmt
 power.ti.com
 Space, Avionics and Defense
 www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated