

## **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

[Texas Instruments](#)

[TPA112DGN](#)

For any questions, you can email us directly:

[sales@integrated-circuit.com](mailto:sales@integrated-circuit.com)




## 150-mW STEREO AUDIO POWER AMPLIFIER

### FEATURES

- 150-mW Stereo Output
- Wide Range of Supply Voltages
  - Fully Specified for 3.3-V and 5-V Operation
  - Operational From 2.5 V to 5.5 V
- Thermal and Short-Circuit Protection
- Surface-Mount Packaging
  - PowerPAD™ MSOP
  - SOIC
- Standard Operational Amplifier Pinout

**D OR DGN PACKAGE  
(TOP VIEW)**




### DESCRIPTION

The TPA112 is a stereo audio power amplifier packaged in an 8-pin PowerPAD™ MSOP package capable of delivering 150 mW of continuous RMS power per channel into 8- $\Omega$  loads. Amplifier gain is externally configured by means of two resistors per input channel and does not require external compensation for settings of 1 to 10.

THD+N when driving an 8- $\Omega$  load from 5 V is 0.1% at 1 kHz, and less than 2% across the audio band of 20 Hz to 20 kHz. For 32- $\Omega$  loads, the THD+N is reduced to less than 0.06% at 1 kHz, and is less than 1% across the audio band of 20 Hz to 20 kHz. For 10-k $\Omega$  loads, the THD+N performance is 0.01% at 1 kHz, and less than 0.02% across the audio band of 20 Hz to 20 kHz.

### FUNCTIONAL BLOCK DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

## TPA112

SLOS212E—AUGUST 1998—REVISED JUNE 2004



 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### AVAILABLE OPTIONS

T <sub>A</sub>	PACKAGED DEVICES		MSOP SYMBOLIZATION
	SMALL OUTLINE <sup>(1)</sup> (D)	MSOP <sup>(1)</sup> (DGN)	
−40°C to 85°C	TPA112D	TPA112DGN	TI AAD

(1) The D and DGN packages are available in lead-ended tape and reel only (e.g., TPA112DR, TPA112DGNR).

### Terminal Functions

TERMINAL NAME	I/O	DESCRIPTION
GND	I	GND is the ground connection.
IN1-	I	IN1- is the inverting input for channel 1.
IN1+	I	IN1+ is the noninverting input for channel 1.
IN2-	I	IN2- is the inverting input for channel 2.
IN2+	I	IN2+ is the noninverting input for channel 2.
V <sub>DD</sub>	I	V <sub>DD</sub> is the supply voltage terminal.
V <sub>O1</sub>	O	V <sub>O1</sub> is the audio output for channel 1.
V <sub>O2</sub>	O	V <sub>O2</sub> is the audio output for channel 2.

### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		UNIT
V <sub>DD</sub>	Supply voltage	6 V
V <sub>I</sub>	Differential input voltage	−0.3 V to V <sub>DD</sub> + 0.3 V
I <sub>I</sub>	Input current	±2.5 μA
I <sub>O</sub>	Output current	±250 mA
	Continuous total power dissipation	Internally limited
T <sub>J</sub>	Operating junction temperature range	−40°C to 150°C
T <sub>stg</sub>	Storage temperature range	−65°C to 150°C
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
			464 mW	377 mW
D	725 mW	5.8 mW/°C	464 mW	377 mW
DGN	2.14 W <sup>(1)</sup>	17.1 mW/°C	1.37 W	1.11 W

(1) See the Texas Instruments document, *PowerPAD Thermally Enhanced Package Application Report* (SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled *Texas Instruments Recommended Board for PowerPAD*, of that document.

## RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage	2.5	5.5	V
$T_A$	Operating free-air temperature	-40	85	°C

## DC ELECTRICAL CHARACTERISTICS

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OO}$ Output offset voltage			10		mV
PSRR Power supply rejection ratio	$V_{DD} = 3.2\text{ V to }3.4\text{ V}$		83		dB
$I_{DD(q)}$ Supply current			1.5	3	mA
$Z_I$ Input impedance			> 1		MΩ

## AC OPERATING CHARACTERISTICS

$V_{DD} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_L = 8\text{ }\Omega$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_O$ Output power (each channel)	$\text{THD} \leq 0.1\%$		70 <sup>(1)</sup>		mW
THD+N Total harmonic distortion + noise	$P_O = 70\text{ mW}$ , 20 Hz–20 kHz		2%		
$B_{OM}$ Maximum output power BW	$G = 10$ , $\text{THD} < 5\%$		> 20		kHz
Phase margin	Open loop		58°		
$S_{VRR}$ Supply ripple rejection	$f = 1\text{ kHz}$		68		dB
Channel/channel output separation	$f = 1\text{ kHz}$		86		dB
SNR Signal-to-noise ratio	$P_O = 100\text{ mW}$		100		dB
$V_n$ Noise output voltage			9.5		μV(rms)

(1) Measured at 1 kHz

## DC ELECTRICAL CHARACTERISTICS

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OO}$ Output offset voltage			10		mV
PSRR Power supply rejection ratio	$V_{DD} = 4.9\text{ V to }5.1\text{ V}$		76		dB
$I_{DD(q)}$ Supply current			1.5	3	mA
$Z_I$ Input impedance			> 1		MΩ

## AC OPERATING CHARACTERISTICS

$V_{DD} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_L = 8\text{ }\Omega$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_O$ Output power (each channel)	$\text{THD} \leq 0.1\%$		70 <sup>(1)</sup>		mW
THD+N Total harmonic distortion + noise	$P_O = 150\text{ mW}$ , 20 Hz–20 kHz		2%		
$B_{OM}$ Maximum output power BW	$G = 10$ , $\text{THD} < 5\%$		> 20		kHz
Phase margin	Open loop		56°		
$S_{VRR}$ Supply ripple rejection	$f = 1\text{ kHz}$		68		dB
Channel/channel output separation	$f = 1\text{ kHz}$		86		dB
SNR Signal-to-noise ratio	$P_O = 150\text{ mW}$		100		dB
$V_n$ Noise output voltage			9.5		μV(rms)

(1) Measured at 1 kHz

## TPA112

SLOS212E–AUGUST 1998–REVISED JUNE 2004

### AC OPERATING CHARACTERISTICS

$V_{DD} = 3.3$  V,  $T_A = 25^\circ\text{C}$ ,  $R_L = 32 \Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_O$	Output power (each channel)	THD $\leq 0.1\%$		40 <sup>(1)</sup>		mW
THD+N	Total harmonic distortion + noise	$P_O = 30$ mW, 20 Hz–20 kHz		0.5%		
$B_{OM}$	Maximum output power BW	$G = 10$ , THD $< 2\%$		> 20		kHz
	Phase margin	Open loop		58°		
$S_{VRR}$	Supply ripple rejection	$f = 1$ kHz		68		dB
	Channel/channel output separation	$f = 1$ kHz		86		dB
SNR	Signal-to-noise ratio	$P_O = 100$ mW		100		dB
$V_n$	Noise output voltage			9.5		μV(rms)

(1) Measured at 1 kHz

### AC OPERATING CHARACTERISTICS

$V_{DD} = 5$  V,  $T_A = 25^\circ\text{C}$ ,  $R_L = 32 \Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_O$	Output power (each channel)	THD $\leq 0.1\%$		40 <sup>(1)</sup>		mW
THD+N	Total harmonic distortion + noise	$P_O = 60$ mW, 20 Hz–20 kHz		0.4%		
$B_{OM}$	Maximum output power BW	$G = 10$ , THD $< 2\%$		> 20		kHz
	Phase margin	Open loop		56°		
$S_{VRR}$	Supply ripple rejection	$f = 1$ kHz		68		dB
	Channel/channel output separation	$f = 1$ kHz		86		dB
SNR	Signal-to-noise ratio	$P_O = 150$ mW		100		dB
$V_n$	Noise output voltage			9.5		μV(rms)

(1) Measured at 1 kHz

## TYPICAL CHARACTERISTICS

### Table of Graphs

		<b>FIGURE</b>
THD+N	Total harmonic distortion plus noise	vs Frequency 1, 2, 4, 5, 7, 8, 10, 11, 13, 14, 16, 17, 34, 36
		vs Output power 3, 6, 9, 12, 15, 18
PSSR	Power supply rejection ratio	vs Frequency 19, 20
$V_n$	Output noise voltage	vs Frequency 21, 22
	Crosstalk	vs Frequency 23-26, 37, 38
	Mute attenuation	vs Frequency 27, 28
	Open-loop gain	vs Frequency 29, 30
	Phase margin	vs Frequency 29, 30
	Phase	vs Frequency 39-44
	Output power	vs Load resistance 31, 32
$I_{CC}$	Supply current	vs Supply voltage 33
SNR	Signal-to-noise ratio	vs Voltage gain 35
	Closed-loop gain	vs Frequency 39-44
	Power dissipation/amplifier	vs Output power 45, 46




Figure 1.




Figure 2.

## TPA112

SLOS212E—AUGUST 1998—REVISED JUNE 2004




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.




Figure 10.

## TPA112

SLOS212E—AUGUST 1998—REVISED JUNE 2004




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.

## TPA112

SLOS212E—AUGUST 1998—REVISED JUNE 2004




Figure 19.




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.

## TPA112

SLOS212E—AUGUST 1998—REVISED JUNE 2004

MUTE ATTENUATION  
vs  
FREQUENCY




Figure 27.

MUTE ATTENUATION  
vs  
FREQUENCY




Figure 28.

OPEN-LOOP GAIN AND PHASE MARGIN  
vs  
FREQUENCY




Figure 29.




Figure 30.




Figure 31.




Figure 32.

## TPA112

SLOS212E—AUGUST 1998—REVISED JUNE 2004

**TEXAS INSTRUMENTS**  
www.ti.com




Figure 33.




Figure 34.




Figure 35.




Figure 36.




Figure 37.




Figure 38.

**CLOSED-LOOP GAIN AND PHASE  
vs  
FREQUENCY**




Figure 39.

## TPA112

SLOS212E—AUGUST 1998—REVISED JUNE 2004




Figure 40.




Figure 41.




Figure 42.




Figure 43.

## TPA112

SLOS212E—AUGUST 1998—REVISED JUNE 2004




Figure 44.




Figure 45.




Figure 46.

## APPLICATION INFORMATION

### GAIN SETTING RESISTORS, $R_F$ and $R_I$

The gain for the TPA112 is set by resistors  $R_F$  and  $R_I$  according to Equation 1.

$$\text{Gain} = - \left( \frac{R_F}{R_I} \right) \quad (1)$$

Given that the TPA112 is an MOS amplifier, the input impedance is high. Consequently, input leakage currents are not generally a concern, although noise in the circuit increases as the value of  $R_F$  increases. In addition, a certain range of  $R_F$  values is required for proper start-up operation of the amplifier. Taken together, it is recommended that the effective impedance seen by the inverting node of the amplifier be set between 5 k $\Omega$  and 20 k $\Omega$ . The effective impedance is calculated in Equation 2.

$$\text{Effective Impedance} = \frac{R_F R_I}{R_F + R_I} \quad (2)$$

As an example, consider an input resistance of 20 k $\Omega$  and a feedback resistor of 20 k $\Omega$ . The gain of the amplifier would be -1 and the effective impedance at the inverting terminal would be 10 k $\Omega$ , which is within the recommended range.

For high-performance applications, metal film resistors are recommended because they tend to have lower noise levels than carbon resistors. For values of  $R_F$  above 50 k $\Omega$ , the amplifier tends to become unstable due to a pole formed from  $R_F$  and the inherent input capacitance of the MOS input structure. For this reason, a small compensation capacitor of approximately 5 pF should be placed in parallel with  $R_F$ . In effect, this creates a low-pass filter network with the cutoff frequency defined in Equation 3.

$$f_{co(\text{lowpass})} = \frac{1}{2\pi R_F C_F} \quad (3)$$

For example, if  $R_F$  is 100 k $\Omega$  and  $C_F$  is 5 pF then  $f_{co(\text{lowpass})}$  is 318 kHz, which is well outside the audio range.

### INPUT CAPACITOR, $C_I$

In the typical application, input capacitor  $C_I$  is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_I$  and  $R_I$  form a high-pass filter with the corner frequency determined in Equation 4.

$$f_{co(\text{highpass})} = \frac{1}{2\pi R_I C_I} \quad (4)$$

The value of  $C_I$  is important to consider, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where  $R_I$  is 20 k $\Omega$  and the specification calls for a flat bass response down to 20 Hz. Equation 4 is reconfigured as Equation 5.

$$C_I = \frac{1}{2\pi R_I f_{co(\text{highpass})}} \quad (5)$$

In this example,  $C_I$  is 0.4  $\mu$ F, so one would likely choose a value in the range of 0.47  $\mu$ F to 1  $\mu$ F. A further consideration for this capacitor is the leakage path from the input source through the input network ( $R_I$ ,  $C_I$ ) and the feedback resistor ( $R_F$ ) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high-gain applications ( $> 10$ ). For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at  $V_{DD}/2$ , which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

## TPA112

SLOS212E–AUGUST 1998–REVISED JUNE 2004

### APPLICATION INFORMATION (continued)

#### POWER SUPPLY DECOUPLING, $C_s$


The TPA112 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor; typically, 0.1  $\mu$ F, placed as close as possible to the device  $V_{DD}$  lead, works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 10  $\mu$ F or greater placed near the power amplifier is recommended.

#### MIDRAIL VOLTAGE

The TPA112 is a single-supply amplifier; so, it must be properly biased to accommodate audio signals. Normally, the amplifier is biased at  $V_{DD}/2$ , but it can actually be biased at any voltage between  $V_{DD}$  and ground. However, biasing the amplifier at a point other than  $V_{DD}/2$  reduces the amplifier's maximum output swing. In some applications where the circuitry driving the TPA112 has a different midrail voltage, it might make sense to use the same midrail voltage for the TPA112, and possibly eliminate the use of the dc-blocking capacitors.

The two concerns with the midrail voltage source are the amount of noise present and its output impedance. Any noise present on the midrail voltage source that is not present on the audio input signal will be input to the amplifier, and passed to the output (and increased by the gain of the circuit). Common-mode noise is cancelled out by the differential configuration of the circuit.

The output impedance of the circuit used to generate the midrail voltage needs to be low enough so as not to be influenced by the audio signal path. A common method of generating the midrail voltage is to form a voltage divider from the supply to ground, with a bypass capacitor from the common node to ground. This capacitor improves the PSRR of the circuit. However, this circuit has a limited range of output impedances; so, to achieve low output impedances, the voltage generated by the voltage divider is fed into a unity-gain amplifier to lower the output impedance of the circuit.



**Figure 47. Midrail Voltage Generator**

If a voltage step is applied to a speaker, it causes a noise pop. To reduce popping, the midrail voltage should rise at a subsonic rate. That is, a rate less than the rise time of a 20-Hz waveform. If the voltage rises faster than that, there is the possibility of a pop from the speaker.

Pop can also be heard in the speaker if the midrail voltage rises faster than the charge of either the input coupling capacitor or the output coupling capacitor. If midrail rises first, the charging of the input and output capacitors is heard in the speaker. To keep this noise as low as possible, the relationship shown in Equation 6 should be maintained.

## APPLICATION INFORMATION (continued)

$$\frac{1}{(C_B \times R_{SOURCE})} \leq \frac{1}{(C_I R_I)} \ll \frac{1}{R_L C_C} \quad (6)$$

Where  $C_{BYPASS}$  is the value of the bypass capacitor, and  $R_{SOURCE}$  is the equivalent source impedance of the voltage divider (the parallel combination of the two resistors). For example, if the voltage divider is constructed using two 20-k $\Omega$  resistors, then  $R_{SOURCE}$  is 10 k $\Omega$ .

### MIDRAIL BYPASS CAPACITOR, $C_B$

The midrail bypass capacitor  $C_B$  serves several important functions. During start-up,  $C_B$  determines the rate at which the amplifier starts up. This helps to push the start-up pop noise into the subaudible range (so slow it can not be heard). The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier. The capacitor is fed from the resistor divider with equivalent resistance of  $R_{SOURCE}$ . To keep the start-up pop as low as possible, the relationship shown in Equation 7 should be maintained.

$$\frac{1}{(C_B \times R_{SOURCE})} \leq \frac{1}{(C_I R_I)} \quad (7)$$

As an example, consider a circuit where  $C_B$  is 1  $\mu$ F,  $R_{SOURCE} = 160$  k $\Omega$ ,  $C_I$  is 1  $\mu$ F, and  $R_I$  is 20 k $\Omega$ . Inserting these values into the Equation 8 results in:

$$6.25 \leq 50 \quad (8)$$

which satisfies the rule. Recommended values for bypass capacitor  $C_B$  are 0.1  $\mu$ F to 1  $\mu$ F, ceramic or tantalum low-ESR, for the best THD and noise performance.

### OUTPUT COUPLING CAPACITOR, $C_C$

In the typical single-supply, single-ended (SE) configuration, an output coupling capacitor ( $C_C$ ) is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by Equation 9.

$$f_{(out\ high)} = \frac{1}{2\pi R_L C_C} \quad (9)$$

The main disadvantage, from a performance standpoint, is that the typically small load impedances drive the low-frequency corner higher. Large values of  $C_C$  are required to pass low frequencies into the load. Consider the example where a  $C_C$  of 68  $\mu$ F is chosen and loads vary from 32  $\Omega$  to 47 k $\Omega$ . Table 1 summarizes the frequency response characteristics of each configuration.

**Table 1. Common Load Impedances vs Low Frequency Output Characteristics in SE Mode**

$R_L$	$C_C$	LOWEST FREQUENCY
32 $\Omega$	68 $\mu$ F	73 Hz
10,000 $\Omega$	68 $\mu$ F	0.23 Hz
47,000 $\Omega$	68 $\mu$ F	0.05 Hz

As Table 1 indicates, headphone response is adequate and drive into line level inputs (a home stereo for example) is good.

The output coupling capacitor required in single-supply, SE mode also places additional constraints on the selection of other components in the amplifier circuit. With the rules described earlier still valid, add the following relationship:

- **Output Pulldown Resistor,  $R_C + R_O$**

- Placing a 100- $\Omega$  resistor,  $R_C$ , from the output side of the coupling capacitor to ground ensures the coupling capacitor,  $C_C$ , is charged before a plug is inserted into the jack. Without this resistor, the coupling capacitor would charge rapidly upon insertion of a plug, leading to an audible pop in the headphones.

**TPA112**

SLOS212E–AUGUST 1998–REVISED JUNE 2004

– Placing a 20-k $\Omega$  resistor,  $R_O$ , from the output of the IC to ground ensures that the coupling capacitor fully discharges at power down. If the supply is rapidly cycled without this capacitor, a small pop may be audible in 10-k $\Omega$  loads.

- **Using Low-ESR Capacitors**

– Low-ESR capacitors are recommended throughout this application. A real capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

**5-V VERSUS 3.3-V OPERATION**

The TPA112 is designed for operation over a supply range of 2.5 V to 5.5 V. This data sheet provides full specifications for 5-V and 3.3-V operation because these are considered to be the two most common standard voltages. There are no special considerations for 3.3-V versus 5-V operation as far as supply bypassing, gain setting, or stability. The most important consideration is that of output power. Each amplifier in the TPA112 can produce a maximum voltage swing of  $V_{DD} - 1$  V. This means, for 3.3-V operation, clipping starts to occur when  $V_{O(PP)} = 2.3$  V, as opposed to  $V_{O(PP)} = 4$  V for 5-V operation. The reduced voltage swing subsequently reduces maximum output power into the load before distortion begins to become significant.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA112D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TPA112	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPA112DGN	ACTIVE	MSOP-PowerPAD	DGN	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		AAD	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPA112DGNR	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		AAD	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPA112DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TPA112	<span style="background-color: red; color: white; padding: 2px;">Samples</span>
TPA112EVM	OBsolete			0		TBD	Call TI	Call TI	-40 to 85		

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesives used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**REEL DIMENSIONS**




**TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA112DGNR	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPA112DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA112DGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
TPA112DR	SOIC	D	8	2500	367.0	367.0	38.0

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



4073271/F 05/11

NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC M0-187 variation AA-T


PowerPAD is a trademark of Texas Instruments.

**THERMAL PAD MECHANICAL DATA****DGN (S-PDSO-G8)****PowerPAD™ PLASTIC SMALL OUTLINE****THERMAL INFORMATION**

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206323-2/I 12/11

NOTE: All linear dimensions are in millimeters


PowerPAD is a trademark of Texas Instruments

## LAND PATTERN DATA


DGN (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE


Example Board Layout  
Via pattern and copper pad size  
may vary depending on layout constraints



Stencil Openings  
Based on a stencil thickness  
of .127mm (.005inch).  
Reference table below for other  
solder stencil thicknesses



Example  
Non Soldermask Defined Pad



Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	2.0	1.7
0.127mm	1.89	1.57
0.152mm	1.75	1.45
0.178mm	1.65	1.35

4207737-2/F 02/13

NOTES:


- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments

## MECHANICAL DATA

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.

**C** Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.


**D** Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.

**E** Reference JEDEC MS-012 variation AA.

## LAND PATTERN DATA

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)