Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Maxim Integrated MAX9123EUE+

For any questions, you can email us directly: sales@integrated-circuit.com

Features



Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com

19-1927; Rev 0; 2/01

Quad LVDS Line Driver with Flow-Through Pinout

General Description

The MAX9123 quad low-voltage differential signaling (LVDS) differential line driver is ideal for applications requiring high data rates, low power, and low noise. The MAX9123 is guaranteed to transmit data at speeds up to 800Mbps (400MHz) over controlled impedance media of approximately 100Ω . The transmission media may be printed circuit (PC) board traces, backplanes, or cables.


The MAX9123 accepts four LVTTL/LVCMOS input levels and translates them to LVDS output signals. Moreover, the MAX9123 is capable of setting all four outputs to a high-impedance state through two enable inputs, EN and EN, thus dropping the device to an ultra-low-power state of 16mW (typ) during high impedance. The enables are common to all four transmitters. Outputs conform to the ANSI TIA/EIA-644 LVDS standard. Flow-through pinout simplifies PC board layout and reduces crosstalk by separating the LVTTL/LVCMOS inputs and LVDS outputs.

The MAX9123 operates from a single +3.3V supply and is specified for operation from -40°C to +85°C. It is available in 16-pin TSSOP and SO packages. Refer to the MAX9121/ MAX9122* data sheet for quad LVDS line receivers with integrated termination and flow-through pinout.

Applications

Digital Copiers	DSLAMs
Laser Printers	Network
Cell Phone Base	Switches/Routers
Stations	Backplane
Add Drop Muxes	Interconnect
Digital Cross-Connects	Clock Distribution

Pin Configuration



^{*} Future product—contact factory for availability.


♦ Flow-Through Pinout Simplifies PC Board Layout **Reduces Crosstalk**

- ♦ Pin Compatible with DS90LV047A
- ♦ Guaranteed 800Mbps Data Rate
- ◆ 250ps Maximum Pulse Skew
- ♦ Conforms to TIA/EIA-644 LVDS Standard
- ♦ Single +3.3V Supply
- ♦ 16-Pin TSSOP and SO Packages

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX9123EUE	-40°C to +85°C	16 TSSOP
MAX9123ESE	-40°C to +85°C	16 SO

Typical Applications Circuit



Maxim Integrated Products 1



Quad LVDS Line Driver with Flow-Through Pinout

ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND	0.3V to +4.0V
IN_, EN, EN to GND	0.3V to (V _{CC} + 0.3V)
OUT_+, OUT to GND	0.3V to +3.9V
Short-Circuit Duration (OUT_+, OUT)	Continuous
Continuous Power Dissipation ($T_A = +70$)°C)
16-Pin TSSOP (derate 9.4mW/°C above	ve +70°C)755mW
16-Pin SO (derate 8.7mW/°C above +	70°C)696mW

	Storage Temperature Range	SEOC to 11500C
e	Maximum Junction Temperature	+150°C
	Operating Temperature Range	
l0s)	_ead Temperature (soldering, 10s	+300°C
	ESD Protection	
JT_+, OUT	Human Body Model, IN_, OUT	±4kV
e 10s)	Maximum Junction Temperature Operating Temperature Range Lead Temperature (soldering, 10s ESD Protection	+150 -40°C to +85 +300

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, R_L = 100\Omega \pm 1\%, T_A = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$. Typical values are at $V_{CC} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C}$, unless otherwise noted.) (Notes 1, 2)

PARAMETER SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
LVDS OUTPUT (OUT_+, OUT)						
Differential Output Voltage	V _{OD}	Figure 1	250	368	450	mV
Change in Magnitude of V _{OD} Between Complementary Output States	ΔV _{OD}	Figure 1		1	35	mV
Offset Voltage	Vos	Figure 1	1.125	1.25	1.375	V
Change in Magnitude of Vos Between Complementary Output States	ΔV _{OS}	Figure 1		4	25	mV
Output High Voltage	V _{OH}				1.6	V
Output Low Voltage	VoL		0.90			V
Differential Output Short-Circuit Current (Note 3)	losp	Enabled, V _{OD} = 0			-9	mA
Output Short-Circuit Current	los	OUT_+ = 0 at IN_ = V _{CC} or OUT = 0 at IN_ = 0, enabled		-3.8	-9	mA
Output High-Impedance Current	loz	EN = low and $\overline{\text{EN}}$ = high, OUT_+ = 0 or V _{CC} , OUT = 0 or V _{CC} , R _L = ∞	-10		10	μΑ
Power-Off Output Current	l _{OFF}	$V_{CC} = 0$ or open, OUT_+ = 0 or 3.6V, OUT = 0 or 3.6V, R _L = ∞	-20		20	μΑ
INPUTS (IN_, EN, EN)	•					
High-Level Input Voltage	VIH		2.0		Vcc	V
Low-Level Input Voltage	V _{IL}		GND		0.8	V
Input Current	I _{IN}	IN_{-} , EN , $\overline{EN} = 0$ or V_{CC}	-20		20	μΑ
SUPPLY CURRENT						
No-Load Supply Current	Icc	$R_L = \infty$, $IN_{-} = V_{CC}$ or 0 for all channels		9.2	11	mA
Loaded Supply Current	ICCL	$R_L = 100\Omega$, $IN_{-} = V_{CC}$ or 0 for all channels		22.7	30	mA
Disabled Supply Current	Iccz	Disabled, $IN_{-} = V_{CC}$ or 0 for all channels, $EN = 0$, $\overline{EN} = V_{CC}$		4.9	6	mA



Quad LVDS Line Driver with Flow-Through Pinout

SWITCHING CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, R_L = 100\Omega \pm 1\%, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}.$ Typical values are at $V_{CC} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Notes 4, 5, 6)

PARAMETER SYMBOI		CONDITIONS	MIN	TYP	MAX	UNITS
Differential Propagation Delay High to Low	tPHLD	Figures 2 and 3	0.7		1.7	ns
Differential Propagation Delay Low to High	tPLHD	Figures 2 and 3			1.7	ns
Differential Pulse Skew (Note 7)	tSKD1	Figures 2 and 3		0.04	0.25	ns
Differential Channel-to-Channel Skew (Note 8)	tSKD2	Figures 2 and 3		0.07	0.35	ns
Differential Part-to-Part Skew (Note 9)	tskD3	Figures 2 and 3		0.13	0.8	ns
Differential Part-to-Part Skew (Note 10)	t _{SKD4}	Figures 2 and 3		0.43	1.0	ns
Rise Time	tTLH	Figures 2 and 3	0.2	0.39	1.0	ns
Fall Time	tTHL	Figures 2 and 3	0.2	0.39	1.0	ns
Disable Time High to Z	tpHZ	Figures 4 and 5		2.7	5	ns
Disable Time Low to Z	Disable Time Low to Z tPLZ Figures 4 and 5			2.7	5	ns
Enable Time Z to High	tpzh	Figures 4 and 5		2.3	7	ns
Enable Time Z to Low	tpzL	Figures 4 and 5		2.3	7	ns
Maximum Operating Frequency (Note 11)	f _{MAX}		400			MHz

- Note 1: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are 100% tested at $T_A = +25$ °C.
- Note 2: Currents into the device are positive, and current out of the device is negative. All voltages are referenced to ground except VoD.
- Note 3: Guaranteed by correlation data.
- Note 4: AC parameters are guaranteed by design and characterization.
- Note 5: CL includes probe and jig capacitance.
- **Note 6:** Signal generator conditions for dynamic tests: $V_{OL} = 0$, $V_{OH} = 3V$, f = 100MHz, 50% duty cycle, $R_O = 50\Omega$, $t_R \le 1$ ns, $t_F \le 1$ ns (0% to 100%).
- Note 7: tskD1 is the magnitude difference of differential propagation delay. tskD1 = ltpHLD tpLHDl.
- Note 8: tskD2 is the magnitude difference of tphLD or tpLHD of one channel to the tphLD or tpLHD of another channel on the same
- Note 9: t_{SKD3} is the magnitude difference of any differential propagation delays between devices at the same V_{CC} and within 5°C of each other.
- Note 10: t_{SKD4} is the magnitude difference of any differential propagation delays between devices operating over the rated supply and temperature ranges.
- Note 11: f_{MAX} signal generator conditions: $V_{OL} = 0$, $V_{OH} = 3V$, f = 400MHz, 50% duty cycle, $R_O = 50\Omega$, $t_R \le 1$ ns, $t_F \le 1$ ns (0% to 100%). Transmitter output criteria: duty cycle = 45% to 55%, $V_{OD} \ge 250$ mV.






Quad LVDS Line Driver with Flow-Through Pinout

Typical Operating Characteristics

 $(V_{CC} = +3.3V, R_L = 100\Omega, C_L = 15pF, T_A = +25^{\circ}C, unless otherwise noted.)$








Quad LVDS Line Driver with Flow-Through Pinout


Typical Operating Characteristics (continued)

(V_{CC} = +3.3V, R_L = 100Ω , C_L = 15pF, T_A = +25°C, unless otherwise noted.)












POWER-SUPPLY VOLTAGE (V)









Quad LVDS Line Driver with Flow-Through Pinout

Pin Description

PIN	NAME	FUNCTION		
1	EN	Driver Enable Input. The driver is disabled when EN is low. EN is internally pulled down. When EN = high and $\overline{\text{EN}}$ = low or open, the outputs are active. For other combinations of EN and $\overline{\text{EN}}$, the outputs are disabled and are high impedance.		
2, 3, 6, 7	IN_	LVTTL/LVCMOS Driver Inputs		
4	Vcc	Power-Supply Input. Bypass VCC to GND with 0.1µF and 0.001µF ceramic capacitors.		
5	GND	Ground		
8	ĒΝ	Driver Enable Input. The transmitter is disabled when $\overline{\rm EN}$ is high. $\overline{\rm EN}$ is internally pulled down.		
9, 12, 13, 16	OUT	Inverting LVDS Driver Outputs		
10, 11, 14, 15	OUT_+	Noninverting LVDS Driver Outputs		

Detailed Description

The LVDS interface standard is a signaling method intended for point-to-point communication over a controlled-impedance medium as defined by the ANSI/TIA/EIA-644 and IEEE 1596.3 standards. The LVDS standard uses a lower voltage swing than other common communication standards, achieving higher data rates with reduced power consumption while reducing EMI emissions and system susceptibility to

The MAX9123 is an 800Mbps quad differential LVDS driver that is designed for high-speed, point-to-point, and low-power applications. This device accepts LVTTL/LVCMOS input levels and translates them to LVDS output signals.

The MAX9123 generates a 2.5mA to 4.0mA output current using a current-steering configuration. This currentsteering approach induces less ground bounce and no shoot-through current, enhancing noise margin and system speed performance. The driver outputs are shortcircuit current limited, and enter a high-impedance state when the device is not powered or is disabled.

The current-steering architecture of the MAX9123 requires a resistive load to terminate the signal and complete the transmission loop. Because the device switches current and not voltage, the actual output voltage swing is determined by the value of the termination resistor at the input of an LVDS receiver. Logic states are determined by the direction of current flow through the termination resistor. With a typical 3.7mA output current, the MAX9123 produces an output voltage of 370mV when driving a 100Ω load.

Termination

Because the MAX9123 is a current-steering device, no output voltage will be generated without a termination resistor. The termination resistors should match the differential impedance of the transmission line. Output voltage levels depend upon the value of the termination resistor. The MAX9123 is optimized for point-to-point interface with 100Ω termination resistors at the receiver inputs. Termination resistance values may range between 90Ω and 132Ω , depending on the characteristic impedance of the transmission medium.

Table 1. Input/Output Function Table

ENA	ENABLES		OUTPUTS		
EN	EN	IN_	OUT_+	OUT	
Н	L or open	L	L	Н	
Н	L or open	Н	Н	L	
	ombinations BLE pins	Don't care	Z	Z	

Applications Information

Power-Supply Bypassing

Bypass VCC with high-frequency, surface-mount ceramic 0.1µF and 0.001µF capacitors in parallel as close to the device as possible, with the smaller valued capacitor closest to VCC.

Differential Traces

Output trace characteristics affect the performance of the MAX9123. Use controlled-impedance traces to match trace impedance to the transmission medium.





Quad LVDS Line Driver with Flow-Through Pinout




Figure 1. Driver VoD and Vos Test Circuit




Figure 2. Driver Propagation Delay and Transition Time Test Circuit




Figure 3. Driver Propagation Delay and Transition Time Waveforms

Eliminate reflections and ensure that noise couples as common mode by running the differential trace pairs close together. Reduce skew by matching the electrical length of the traces. Excessive skew can result in a degradation of magnetic field cancellation.

Maintain the distance between the differential traces to avoid discontinuities in differential impedance. Avoid 90° turns and minimize the number of vias to further prevent impedance discontinuities.

Cables and Connectors

Transmission media should have a nominal differential impedance of 100Ω . To minimize impedance discontinuities, use cables and connectors that have matched differential impedance.

Avoid the use of unbalanced cables such as ribbon or simple coaxial cable. Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by the LVDS receiver.

Board Layout

For LVDS applications, a four-layer PC board that provides separate power, ground, LVDS signals, and input signals is recommended. Isolate the LVTTL/LVCMOS and LVDS signals from each other to prevent coupling.

Chip Information

TRANSISTOR COUNT: 1246

PROCESS: CMOS



Quad LVDS Line Driver with Flow-Through Pinout




Figure 4. Driver High-Impedance Delay Test Circuit

IN1 OUT1 OUT2 OUT2 OUT3 OUT4 IN4 OUT4 OUT4-





Figure 5. Driver High-Impedance Delay Waveform



Quad LVDS Line Driver with Flow-Through Pinout


_Package Information





Quad LVDS Line Driver with Flow-Through Pinout

Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

10 _______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600