

# **Excellent Integrated System Limited**

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments DS90LV027ATM/NOPB

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>

### Distributor of Texas Instruments: Excellent Integrated System Limited

Datasheet of DS90LV027ATM/NOPB - IC DRIVER LVDS DUAL HS DIF 8SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



Sample & Buy

Product

Folder

🖉 Tools & Technical Documents Software

#### TEXAS **INSTRUMENTS**

**DS90LV027A** 

SNLS026D - MARCH 2000 - REVISED JUNE 2016

## DS90LV027A LVDS Dual High Speed Differential Driver

#### 1 Features

- >600-Mbps (300 MHz) Switching Rates
- 0.3-ns Typical Differential Skew
- 0.7-ns Maximum Differential Skew
- 1.5-ns Maximum Propagation Delay
- 3.3-V Power Supply Design
- ±360-mV Differential Signaling
- Low Power Dissipation (46 mW at 3.3-V Static)
- Flow-Through Design Simplifies PCB Layout
- Interoperable With Existing 5-V LVDS Devices
- Power-Off Protection (Outputs in High Impedance)
- Conforms to TIA/EIA-644 Standard
- 8-Pin SOIC Package Saves Space
- Industrial Temperature Operating Range: -40°C to 85°C

### 2 Applications

- **Multi-Function Printers**
- LVCMOS-to-LVDS Translation
- **Building and Factory Automation**
- Grid Infrastructure

### **3** Description

The DS90LV027A is a dual LVDS driver device optimized for high data rate and low-power applications. The device is designed to support data rates in excess of 600 Mbps (300 MHz) using Low Voltage Differential Signaling (LVDS) technology. The DS90LV027A is a current mode driver allowing power dissipation to remain low even at high frequency. In addition, the short circuit fault current is also minimized.

Support &

Community


The device is in a 8-pin SOIC package. The DS90LV027A has a flow-through design for easy printed-circuit board (PCB) layout. The differential driver outputs provides low EMI with its typical low output swing of 360 mV. It is perfect for high-speed transfer of clock and data. The DS90LV027A can be paired with its companion dual line receiver, the DS90LV028A, or with any of TI's LVDS receivers, to provide a high-speed point-to-point LVDS interface.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)		
DS90LV027A	SOIC (8)	4.90 mm × 3.91 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Diagrams**



Copyright © 2016, Texas Instruments Incorporated







#### **DS90LV027A**

SNLS026D-MARCH 2000-REVISED JUNE 2016

### **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Switching Characteristics 5
	6.7	Typical Characteristics 6
7	Para	ameter Measurement Information
8	Deta	ailed Description 10
	8.1	Overview 10
	8.2	Functional Block Diagrams 10

	8.3	Feature Description	11
	8.4	Device Functional Modes	11
9	Арр	lication and Implementation	12
	9.1	Application Information	
	9.2	Typical Application	12
10	Pow	ver Supply Recommendations	13
11	Lay	out	14
	11.1	Layout Guidelines	14
	11.2	Layout Example	14
12	Dev	ice and Documentation Support	15
	12.1	Documentation Support	15
	12.2	Receiving Notification of Documentation Updates	15
	12.3	Community Resources	15
	12.4	Trademarks	15
	12.5	Licencetate Dicentarge eacher	
	12.6	Glossary	15
13		hanical, Packaging, and Orderable	
	Info	mation	15

Texas Instruments

www.ti.com

Page

#### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (April 2013) to Revision D	

<ul> <li>Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section</li></ul>	Cł	hanges from Revision B (April 2013) to Revision C	Page	>
	•	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	1	

Changed layout of National Data Sheet to TI format ...... 1




www.ti.com

DS90LV027A

SNLS026D - MARCH 2000 - REVISED JUNE 2016

### 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		I/O	DESCRIPTION	
NAME	NO.	10	DESCRIPTION	
DI	2, 3	I	TTL/CMOS driver input pins	
DO+	6, 7	0	Noninverting LVDS driver output pin	
DO-	5, 8	0	Inverting LVDS driver output pin	
GND	4		Ground pin	
V <sub>CC</sub>	1	_	Positive power supply pin, 3.3 V $\pm$ 0.3 V	

3



> TEXAS INSTRUMENTS

#### DS90LV027A

SNLS026D - MARCH 2000 - REVISED JUNE 2016

#### www.ti.com

#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>		-0.3	4	V
Input voltage, DI		-0.3	3.6	V
Output voltage, DO±		-0.3	3.9	V
	D package		1190	mW
Maximum package power dissipation at 25°C	Derate D package		9.5 mW/°C above 25°C	°C
Lead temperature range, soldering (4 s)			260	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±8000	
V	Electrostatia discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
V <sub>(ESD)</sub>	Electrostatic discharge	EIAJ, 0 Ω, 200 pF	±1000	v
		IEC direct, 330 Ω, 150 pF	±4000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.3	3.6	V
T <sub>A</sub>	Operating free-air temperature	-40	25	85	°C

#### 6.4 Thermal Information

			DS90LV027A	
	THERMAL METRIC <sup>(1)</sup>		D (SOIC)	UNIT
			8 PINS	
Р	Junction-to-ambient thermal resistance	212	°C/W	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermai resistance	112	°C/VV	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance		69.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		47.7	°C/W
ΨJT	Junction-to-top characterization parameter		15.2	°C/W
Ψјв	Junction-to-board characterization parameter		47.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance		—	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface-mount packages.

4



www.ti.com

#### DS90LV027A

SNLS026D - MARCH 2000 - REVISED JUNE 2016

#### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	PARAMETER	TEST CONDI	TIONS	MIN	TYP <sup>(3)</sup>	MAX	UNIT
V <sub>OD</sub>	Output differential voltage	$R_L = 100 \Omega$ (see Figure 15), DO	)+, DO− pins	250	360	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> magnitude change	$R_L = 100 \Omega$ (see Figure 15), DC	0+, DO− pins		1	35	mV
V <sub>OH</sub>	Output high voltage	$R_L = 100 \Omega$ (see Figure 15), DC	0+, DO− pins		1.4	1.6	V
V <sub>OL</sub>	Output low voltage	$R_L = 100 \Omega$ (see Figure 15), DC	0+, DO− pins	0.9	1.1		V
V <sub>OS</sub>	Offset voltage	$R_L = 100 \Omega$ (see Figure 15), DC	0+, DO− pins	1.125	1.2	1.375	V
$\Delta V_{OS}$	Offset magnitude change	$R_L = 100 \Omega$ (see Figure 15), DO	)+, DO− pins	0	3	25	mV
I <sub>OXD</sub>	Power-off leakage	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 0$ V	, DO+, DO- pins		±1	±10	μΑ
I <sub>OSD</sub>	Output short-circuit current	DO+, DO- pins			-5.7	-8	mA
V <sub>IH</sub>	Input high voltage	DI pin		2		V <sub>CC</sub>	V
V <sub>IL</sub>	Input low voltage	DI pin		GND		0.8	V
I <sub>IH</sub>	Input high current	V <sub>IN</sub> = 3.3 V or 2.4 V, DI pin			±2	±10	μΑ
IIL	Input low current	V <sub>IN</sub> = GND or 0.5 V, DI pin			±1	±10	μΑ
V <sub>CL</sub>	Input clamp voltage	I <sub>CL</sub> = −18 mA, DI pin		-1.5	-0.6		V
	Device events events		No load		8	14	
ICC	Power supply current	$V_{IN} = V_{CC}$ or GND, $V_{CC}$ pin	R <sub>L</sub> = 100 Ω		14	20	mA

(1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V<sub>OD</sub>.

(2) The DS90LV027A is a current mode device and only function with datasheet specification when a resistive load is applied to the drivers outputs.

(3) All typicals are given for:  $V_{CC} = 3.3$  V and  $T_A = 25^{\circ}C$ .

#### 6.6 Switching Characteristics

 $R_L$  = 100  $\Omega$  and  $C_L$  = 15 pF, see Figure 16 and Figure 17 (unless otherwise noted)<sup>(1)(2)(3)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(4)</sup>	MAX	UNIT
t <sub>PHLD</sub>	Differential propagation delay high to low		0.3	0.8	1.5	ns
t <sub>PLHD</sub>	Differential propagation delay low to high		0.3	1.1	1.5	ns
t <sub>SKD1</sub>	Differential pulse skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>   <sup>(5)</sup>		0	0.3	0.7	ns
t <sub>SKD2</sub>	Channel to channel skew <sup>(6)</sup>		0	0.4	0.8	ns
t <sub>SKD3</sub>	Differential part to part skew <sup>(7)</sup>		0		1	ns
t <sub>SKD4</sub>	Differential part to part skew <sup>(8)</sup>		0		1.2	ns
t <sub>TLH</sub>	Transition low to high time		0.2	0.5	1	ns
t <sub>THL</sub>	Transition high to low time		0.2	0.5	1	ns
f <sub>MAX</sub>	Maximum operating frequency <sup>(9)</sup>			350		MHz

 These parameters are ensured by design. The limits are based on statistical analysis of the device over PVT (process, voltage, temperature) ranges.

(2)  $C_L$  includes probe and fixture capacitance.

(3) Generator waveform for all tests unless otherwise specified: f = 1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \le 1 \text{ ns}$ ,  $t_f \le 1 \text{ ns}$  (10%-90%).

(4) All typicals are given for:  $V_{CC} = 3.3$  V and  $T_A = 25$ °C.

(5) t<sub>SKD1</sub>, |t<sub>PHLD</sub> - t<sub>PLHD</sub>|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

(6) t<sub>SKD2</sub> is the Differential Channel to Channel Skew of any event on the same device.

(7) t<sub>SKD3</sub>, Differential Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.
 (8) t<sub>SKD4</sub>, part to part skew, is the differential channel to channel skew of any event between devices. This specification applies to devices

(b) t<sub>SKD4</sub>, part to part skew, is the differential channel to channel skew of any event between devices. This specification applies to device over recommended operating temperature and voltage ranges, and across process distribution. t<sub>SKD4</sub> is defined as |Max - Min| differential propagation delay.

(9)  $f_{MAX}$  generator input conditions:  $t_r = t_r < 1$  ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45% / 55%,  $V_{OD} > 250$  mV, all channels switching.




TEXAS INSTRUMENTS

www.ti.com

#### DS90LV027A

SNLS026D - MARCH 2000 - REVISED JUNE 2016

#### 6.7 Typical Characteristics






www.ti.com

DS90LV027A

SNLS026D-MARCH 2000-REVISED JUNE 2016

#### **Typical Characteristics (continued)**



7




TEXAS INSTRUMENTS

www.ti.com

#### DS90LV027A

SNLS026D-MARCH 2000-REVISED JUNE 2016

### **Typical Characteristics (continued)**






www.ti.com

#### DS90LV027A


SNLS026D - MARCH 2000 - REVISED JUNE 2016

### 7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

#### Figure 15. Differential Driver DC Test Circuit



Copyright © 2016, Texas Instruments Incorporated

#### Figure 16. Differential Driver Propagation Delay and Transition Time Test Circuit




Figure 17. Differential Driver Propagation Delay and Transition Time Waveforms

9



#### DS90LV027A

SNLS026D - MARCH 2000 - REVISED JUNE 2016



www.ti.com

#### 8 Detailed Description

#### 8.1 Overview


LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 19. This configuration provides a clean signaling environment for the fast edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic differential impedance of the media is in the range of 100  $\Omega$ . A termination resistor of 100  $\Omega$  (selected to match the media), and is placed as close to the receiver input pins as possible. The termination resistor converts the driver output current (current mode) into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be considered. The DS90LV027A differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The output current is typically 3.1 mA, a minimum of 2.5 mA, and a maximum of 4.5 mA. The current mode driver requires (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 19. AC or unterminated configurations are not allowed. The 3.1-mA loop current develops a differential voltage of 310 mV across the 100- $\Omega$  termination resistor which the receiver detects with a 250-mV minimum differential noise margin, (driven signal minus receiver threshold (250 mV - 100 mV = 150 mV). The signal is centered around 1.2 V (Driver Offset, VOS) with respect to ground as shown in Figure 18.

#### NOTE


The steady-state voltage (VSS) peak-to-peak swing is twice the differential voltage (VOD) and is typically 620 mV.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case from 20 MHz to 50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static ICC requirements of the ECL/PECL designs. LVDS requires >80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

#### 8.2 Functional Block Diagrams



Copyright © 2016, Texas Instruments Incorporated



Copyright © 2016, Texas Instruments Incorporated



DS90LV027A SNLS026D – MARCH 2000 – REVISED JUNE 2016

#### 8.3 Feature Description

#### 8.3.1 LVDS Fail-Safe

This section addresses the common concerns of fail-safe biasing of LVDS interconnects, specifically looking at the DS90LV027A driver outputs and the DS90LV028A receiver inputs.

The LVDS receiver is a high-gain, high-speed device that amplifies a small differential signal (20 mV) to CMOS logic levels. Due to the high gain and tight threshold of the receiver, take care to prevent noise from appearing as a valid signal.

The internal fail-safe circuitry of the receiver is designed to source or sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated, or shorted receiver inputs.

- 1. Open Input Pins: The DS90LV028A is a dual receiver device, and if an application requires only 1 receiver, the unused channel inputs must be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pullup and pulldown resistors to set the output to a HIGH state. This internal circuitry ensures a HIGH, stable output state for open inputs.
- 2. Terminated Input: If the DS90LV027A driver is disconnected (cable unplugged), or if the DS90LV027A driver is in a TRI-STATE or power-off condition, the receiver output is in a HIGH state again, even with the end of cable 100-Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10 mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect must be used. Twisted pair cable offers better balance than flat ribbon cable.
- 3. Shorted Inputs: If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0-V differential input voltage, the receiver output remains in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (GND to 2.4 V). It is only supported with inputs shorted and no external common-mode voltage applied.

External lower value pullup and pulldown resistors (for a stronger bias) may be used to boost fail-safe in the presence of higher noise levels. The pullup and pulldown resistors must be in the 5-k $\Omega$  to 15-k $\Omega$  range to minimize loading and waveform distortion to the driver. The common-mode bias point must be set to approximately 1.2 V (less than 1.75 V) to be compatible with the internal circuitry.




Figure 18. Driver Output Levels

#### 8.4 Device Functional Modes

Table 1 lists the functional modes of the DS90LV027A.

INPUT	OUTPUTS							
DI	DO+	DO-						
L	L	Н						
Н	Н	L						

Table 1. Truth Table

Copyright © 2000–2016, Texas Instruments Incorporated



DS90LV027A

SNLS026D - MARCH 2000 - REVISED JUNE 2016



www.ti.com

#### **9** Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


#### 9.1 Application Information

The DS90LV027A has a flow-through pinout that allows for easy PCB layout. The LVDS signals on one side of the device easily allows for matching electrical lengths of the differential pair trace lines between the driver and the receiver as well as allowing the trace lines to be close together to couple noise as common-mode. Noise isolation is achieved with the LVDS signals on one side of the device and the TTL signals on the other side.

General application guidelines and hints for LVDS drivers and receivers may be found in the following application notes:

- LVDS Owner's Manual
- AN-808 Long Transmission Lines and Data Signal Quality
- AN-977 LVDS Signal Quality: Jitter Measurements Using Eye Patterns Test Report
- AN-971 An Overview of LVDS Technology
- AN-916 A Practical Guide To Cable Selection
- AN-805 Calculating Power Dissipation for Differential Line Drivers
- AN-903 A Comparison of Differential Termination Techniques

#### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

#### Figure 19. LVDS Application Schematic

#### 9.2.1 Design Requirements

When using LVDS devices, it is important to remember to specify controlled impedance PCB traces, cable assemblies, and connectors. All components of the transmission media must have a matched differential impedance of about 100  $\Omega$ . They must not introduce major impedance discontinuities. Balanced cables (for example, twisted pair) are usually better than unbalanced cables (ribbon cable) for noise reduction and signal quality.

Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation as common-mode (not differential mode) noise which is rejected by the LVDS receiver.

For cable distances < 0.5 M, most cables can be made to work effectively. For distances 0.5 M  $\leq$  d  $\leq$  10 M, CAT5 (Category 5) twisted pair cable works well, is readily available, and relatively inexpensive.



### **Typical Application (continued)**

#### 9.2.2 Detailed Design Procedure


### 9.2.2.1 Probing LVDS Transmission Lines

Always use high impedance (>100 k $\Omega$ ), low capacitance (<2 pF) scope probes with a wide bandwidth (1 GHz) scope. Improper probing gives deceiving results.

A pseudo-random bit sequence (PRBS) of  $2^{9}$ -1 bits was programmed into a function generator (Tektronix HFS9009) and connected to the driver inputs through 50- $\Omega$  cables and SMB connectors. An oscilloscope (Tektronix 11801B) was used to probe the resulting eye pattern, measured differentially at the input to the receiver. A 100- $\Omega$  resistor was used to terminate the pair at the far end of the cable. The measurements were taken at the far end of the cable, at the input of the receiver, and used for the jitter analysis for Figure 21. The frequency of the input signal was increased until the measured jitter (ttcs) equaled 20% with respect to the unit interval (ttui) for the particular cable length under test. Twenty percent jitter is a reasonable place to start with many system designs. The data used was NRZ. Jitter was measured at the 0-V differential voltage of the differential eye pattern.

The DS90LV027A and DS90LV028A can be evaluated using the new DS90LV047-048AEVM.

### 9.2.3 Application Curves



### 10 Power Supply Recommendations

Although the DS90LV027A draws very little power while at rest, at higher switching frequencies there is a dynamic current component which increases the overall power consumption. The DS90LV027A power supply connection must take this additional current consumption into consideration for maximum power requirements.



#### DS90LV027A

SNLS026D - MARCH 2000 - REVISED JUNE 2016

TEXAS INSTRUMENTS


www.ti.com


#### 11 Layout

#### 11.1 Layout Guidelines

- Use at least 4 PCB layers (top to bottom); LVDS signals, ground, power, and TTL signals.
- Isolate TTL signals from LVDS signals, otherwise the TTL may couple onto the LVDS lines. Best practice is to place TTL and LVDS signals on different layers which are isolated by power or ground plane(s).
- Keep drivers and receivers as close to the (LVDS port side) connectors as possible.

#### 11.2 Layout Example







DS90LV027A SNLS026D – MARCH 2000 – REVISED JUNE 2016

#### **12 Device and Documentation Support**

#### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- LVDS Owner's Manual
- AN-808 Long Transmission Lines and Data Signal Quality
- AN-977 LVDS Signal Quality: Jitter Measurements Using Eye Patterns Test Report
- AN-971 An Overview of LVDS Technology
- AN-916 A Practical Guide To Cable Selection
- AN-805 Calculating Power Dissipation for Differential Line Drivers
- AN-903 A Comparison of Differential Termination Techniques

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2000–2016, Texas Instruments Incorporated



16-Feb-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DS90LV027ATM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LV27A TM	
DS90LV027ATM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LV27A TM	Samples
DS90LV027ATMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85	LV27A TM	
DS90LV027ATMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LV27A TM	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Addendum-Page 1



16-Feb-2016

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2




TEXAS INSTRUMENTS

## PACKAGE MATERIALS INFORMATION


16-Feb-2016

www.ti.com

#### TAPE AND REEL INFORMATION




\*All dimensions are nominal



TAPE DIMENSIONS

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV027ATMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
DS90LV027ATMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1




**Distributor of Texas Instruments: Excellent Integrated System Limited** Datasheet of DS90LV027ATM/NOPB - IC DRIVER LVDS DUAL HS DIF 8SOIC Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



### PACKAGE MATERIALS INFORMATION

16-Feb-2016



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV027ATMX	SOIC	D	8	2500	367.0	367.0	35.0
DS90LV027ATMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0



### **MECHANICAL DATA**

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated